



THE DATASHEET OF STM32U585RIT6

Ultra-low-power Arm[®] Cortex[®]-M33 32-bit MCU+TrustZone[®]+FPU,
240 DMIPS, up to 2 MB Flash memory, 786 KB SRAM, crypto

Datasheet - production data

Features

Includes ST state-of-the-art patented technology

Ultra-low-power with FlexPowerControl

- 1.71 V to 3.6 V power supply
- -40 °C to +85/125 °C temperature range
- Low-power background autonomous mode (LPBAM): autonomous peripherals with DMA, functional down to Stop 2 mode
- V_{BAT} mode: supply for RTC, 32 x 32-bit backup registers and 2-Kbyte backup SRAM
- 160 nA Shutdown mode (24 wakeup pins)
- 210 nA Standby mode (24 wakeup pins)
- 440 nA Standby mode with RTC
- 1.9 µA Stop 3 mode with 16-Kbyte SRAM
- 4.3 µA Stop 3 mode with full SRAM
- 4.0 µA Stop 2 mode with 16-Kbyte SRAM
- 8.95 µA Stop 2 mode with full SRAM
- 19.5 µA/MHz Run mode @ 3.3 V

Core

- Arm[®] 32-bit Cortex[®]-M33 CPU with TrustZone[®], MPU, DSP, and FPU

ART Accelerator


- 8-Kbyte instruction cache allowing 0-wait-state execution from Flash and external memories: up to 160 MHz, 240 DMIPS
- 4-Kbyte data cache for external memories

Power management

- Embedded regulator (LDO) and SMPS step-down converter supporting switch on-the-fly and voltage scaling

Benchmarks

- 1.5 DMIPS/MHz (Drystone 2.1)



- 651 CoreMark[®] (4.07 CoreMark[®]/MHz)
- 535 ULPMark[™]-CP
- 149 ULPMark[™]-PP
- 58.2 ULPMark[™]-CM
- 133000 SecureMark[™]-TLS

Memories

- 2-Mbyte Flash memory with ECC, 2 banks read-while-write, including 512 Kbytes with 100 kcycles
- 786-Kbyte SRAM with ECC OFF or 722-Kbyte SRAM including up to 322-Kbyte SRAM with ECC ON
- External memory interface supporting SRAM, PSRAM, NOR, NAND and FRAM memories
- 2 Octo-SPI memory interfaces

Security and cryptography

- PSA level 3 and SESIP level 3 certified
- Arm[®] TrustZone[®] and securable I/Os, memories and peripherals
- Flexible life cycle scheme with RDP and password protected debug
- Root of trust thanks to unique boot entry and secure hide protection area (HDP)
- Secure firmware installation (SFI) thanks to embedded root secure services (RSS)
- Secure data storage with hardware unique key (HUK)
- Secure firmware upgrade support with TF-M

- 2 AES coprocessors including one with DPA resistance
- Public key accelerator, DPA resistant
- On-the-fly decryption of Octo-SPI external memories
- HASH hardware accelerator
- True random number generator, NIST SP800-90B compliant
- 96-bit unique ID
- 512-byte OTP (one-time programmable)
- Active tamperers

Clock management

- 4 to 50 MHz crystal oscillator
- 32 kHz crystal oscillator for RTC (LSE)
- Internal 16 MHz factory-trimmed RC ($\pm 1\%$)
- Internal low-power 32 kHz RC ($\pm 5\%$)
- 2 internal multispeed 100 kHz to 48 MHz oscillators, including one auto-trimmed by LSE (better than $\pm 0.25\%$ accuracy)
- Internal 48 MHz with clock recovery
- 3 PLLs for system clock, USB, audio, ADC

General-purpose input/outputs

- Up to 136 fast I/Os with interrupt capability most 5V-tolerant and up to 14 I/Os with independent supply down to 1.08 V

Up to 17 timers and 2 watchdogs

- 2 16-bit advanced motor-control, 4 32-bit, 5 16-bit, 4 low-power 16-bit (available in Stop mode), 2 SysTick timers and 2 watchdogs
- RTC with hardware calendar and calibration

Up to 22 communication peripherals

- 1 USB Type-C®/USB power delivery controller
- 1 USB OTG 2.0 full-speed controller
- 2 SAls (serial-audio interface)
- 4 I2C FM+(1 Mbit/s), SMBus/PMBus®
- 6 USARTs (ISO 7816, LIN, IrDA, modem)

- 3 SPIs (5x SPIs with the dual OCTOSPI)
- 1 CAN FD controller
- 2 SDMMC interfaces
- 1 multi-function digital filter (6 filters)+ 1 audio digital filter with sound-activity detection
- Parallel synchronous slave interface

16- and 4-channel DMA controllers, functional in Stop mode

Graphic features

- Chrom-ART Accelerator (DMA2D) for enhanced graphic content creation
- 1 digital camera interface

Mathematical co-processor

- CORDIC for trigonometric functions acceleration
- Filter mathematical accelerator (FMAC)

Up to 22 capacitive sensing channels

- Support touch key, linear and rotary touch sensors

Rich analog peripherals (independent supply)

- 14-bit ADC 2.5-Msps with hardware oversampling
- 12-bit ADC 2.5-Msps, with hardware oversampling, autonomous in Stop 2 mode
- 2 12-bit DAC, low-power sample and hold
- 2 operational amplifiers with built-in PGA
- 2 ultra-low-power comparators

CRC calculation unit

Debug

- Development support: serial-wire debug (SWD), JTAG, Embedded Trace Macrocell™ (ETM)

ECOPACK2 compliant packages

Table 1. Device summary

Reference	Part numbers
STM32U585xx	STM32U585AI, STM32U585CI, STM32U585OI, STM32U585QI, STM32U585RI, STM32U585VI, STM32U585ZI

Contents

1	Introduction	16
2	Description	17
3	Functional overview	22
3.1	Arm Cortex-M33 core with TrustZone and FPU	22
3.2	ART Accelerator (ICACHE and DCACHE)	22
3.2.1	Instruction cache (ICACHE)	22
3.2.2	Data cache (DCACHE)	23
3.3	Memory protection unit	24
3.4	Embedded Flash memory	24
3.4.1	Flash memory protection	25
3.4.2	Additional Flash memory protections when TrustZone activated	27
3.4.3	FLASH privilege protection	28
3.5	Embedded SRAMs	28
3.5.1	SRAMs TrustZone security	28
3.5.2	SRAMs privilege protection	28
3.6	TrustZone security architecture	29
3.6.1	TrustZone peripheral classification	30
3.6.2	Default TrustZone security state	30
3.7	Boot modes	30
3.8	Global TrustZone controller (GTZC)	33
3.9	Power supply management	33
3.9.1	Power supply schemes	34
3.9.2	Power supply supervisor	37
3.9.3	Reset mode	46
3.9.4	VBAT operation	46
3.9.5	PWR TrustZone security	46
3.10	Peripheral interconnect matrix	47
3.11	Reset and clock controller (RCC)	47
3.11.1	RCC TrustZone security	50
3.12	Clock recovery system (CRS)	50
3.13	General-purpose inputs/outputs (GPIOs)	50

3.13.1	GPIOs TrustZone security	50
3.14	Low-power general-purpose inputs/outputs (LPGPIO)	50
3.14.1	LPGPIO TrustZone security	51
3.15	Multi-AHB bus matrix	51
3.16	System configuration controller (SYSCFG)	51
3.17	General purpose direct memory access controller (GPDMA)	51
3.18	Low-power direct memory access controller (LPDMA)	53
3.19	Chrom-ART Accelerator controller (DMA2D)	55
3.20	Interrupts and events	56
3.20.1	Nested vectored interrupt controller (NVIC)	56
3.20.2	Extended interrupt/event controller (EXTI)	56
3.21	Cyclic redundancy check calculation unit (CRC)	57
3.22	CORDIC co-processor (CORDIC)	57
3.23	Filter math accelerator (FMAC)	57
3.24	Flexible static memory controller (FSMC)	58
3.24.1	LCD parallel interface	58
3.24.2	FSMC TrustZone security	59
3.25	Octo-SPI interface (OCTOSPI)	59
3.25.1	OCTOSPI TrustZone security	60
3.26	OCTOSPI I/O manager (OCTOSPIM)	60
3.27	Delay block (DLYB)	60
3.28	Analog-to-digital converter (ADC1 and ADC4)	60
3.28.1	Analog-to-digital converter 1 (ADC1)	61
3.28.2	Analog-to-digital converter 4 (ADC4)	63
3.28.3	Temperature sensor	64
3.28.4	Internal voltage reference (VREFINT)	65
3.28.5	VBAT battery voltage monitoring	65
3.29	Digital to analog converter (DAC)	65
3.30	Voltage reference buffer (VREFBUF)	66
3.31	Comparators (COMP)	66
3.32	Operational amplifiers (OPAMP)	67
3.33	Multi-function digital filter (MDF) and audio digital filter (ADF)	67
3.33.1	Multi-function digital filter (MDF)	67
3.33.2	Audio digital filter (ADF)	69
3.34	Digital camera interface (DCMI)	71

3.35	Parallel synchronous slave interface (PSSI)	71
3.36	Touch sensing controller (TSC)	71
3.37	True random number generator (RNG)	72
3.38	Secure advanced encryption standard hardware accelerator (SAES) and encryption standard hardware accelerator (AES)	73
3.39	HASH hardware accelerator (HASH)	75
3.40	On-the-fly decryption engine (OTFDEC)	76
3.41	Public key accelerator (PKA)	77
3.42	Timers and watchdogs	77
3.42.1	Advanced-control timers (TIM1, TIM8)	78
3.42.2	General-purpose timers (TIM2, TIM3, TIM4, TIM5, TIM15, TIM16, TIM17)	78
3.42.3	Basic timers (TIM6 and TIM7)	79
3.42.4	Low-power timers (LPTIM1, LPTIM2, LPTIM3, LPTIM4)	79
3.42.5	Infrared interface (IRTIM)	80
3.42.6	Independent watchdog (IWDG)	80
3.42.7	Window watchdog (WWDG)	80
3.42.8	SysTick timer	80
3.43	Real-time clock (RTC), tamper and backup registers	80
3.43.1	Real-time clock (RTC)	80
3.43.2	Tamper and backup registers (TAMP)	81
3.44	Inter-integrated circuit interface (I ² C)	83
3.45	Universal synchronous/asynchronous receiver transmitter (USART/UART) and low-power universal asynchronous receiver transmitter (LPUART) .	84
3.45.1	Universal synchronous/asynchronous receiver transmitter (USART/UART)	84
3.45.2	Low-power universal asynchronous receiver transmitter (LPUART) .	86
3.46	Serial peripheral interface (SPI)	87
3.47	Serial audio interfaces (SAI)	88
3.48	Secure digital input/output and MultiMediaCards interface (SDMMC) . . .	89
3.49	Controller area network (FDCAN)	91
3.50	USB on-the-go full-speed (OTG_FS)	91
3.51	USB Type-C /USB Power Delivery controller (UCPD)	93
3.52	Development support	93
3.52.1	Serial-wire/JTAG debug port (SWJ-DP)	93
3.52.2	Embedded Trace Macrocell	93

4	Pinout, pin description and alternate functions	94
4.1	Pinout/ballout schematics	94
4.2	Pin description	106
4.3	Alternate functions	130
5	Electrical characteristics	148
5.1	Parameter conditions	148
5.1.1	Minimum and maximum values	148
5.1.2	Typical values	148
5.1.3	Typical curves	148
5.1.4	Loading capacitor	148
5.1.5	Pin input voltage	148
5.1.6	Power supply scheme	149
5.1.7	Current consumption measurement	151
5.2	Absolute maximum ratings	151
5.3	Operating conditions	153
5.3.1	General operating conditions	153
5.3.2	Operating conditions at power-up/power-down	155
5.3.3	Embedded reset and power control block characteristics	155
5.3.4	Embedded voltage reference	157
5.3.5	Supply current characteristics	158
5.3.6	Wakeup time from low-power modes and voltage scaling transition times	203
5.3.7	External clock timing characteristics	207
5.3.8	Internal clock timing characteristics	212
5.3.9	PLL characteristics	218
5.3.10	Flash memory characteristics	220
5.3.11	EMC characteristics	221
5.3.12	Electrical sensitivity characteristics	222
5.3.13	I/O current injection characteristics	223
5.3.14	I/O port characteristics	224
5.3.15	NRST pin characteristics	233
5.3.16	Extended interrupt and event controller input (EXTI) characteristics	234
5.3.17	Analog switches booster	234
5.3.18	14-bit analog-to-digital converter (ADC1) characteristics	235
5.3.19	12-bit analog-to-digital converter (ADC4) characteristics	241
5.3.20	Temperature sensor characteristics	246

5.3.21	V _{CORE} monitoring characteristics	246
5.3.22	V _{BAT} monitoring characteristics	246
5.3.23	Digital-to-analog converter characteristics	247
5.3.24	Voltage reference buffer characteristics	251
5.3.25	Comparator characteristics	254
5.3.26	Operational amplifiers characteristics	255
5.3.27	Temperature and Backup domain supply thresholds monitoring	258
5.3.28	ADF/MDF characteristics	259
5.3.29	DCMI characteristics	262
5.3.30	PSSI characteristics	263
5.3.31	Timer characteristics	265
5.3.32	FSMC characteristics	266
5.3.33	OCTOSPI characteristics	281
5.3.34	SD/SDIO/e•MMC card host interfaces (SDMMC) characteristics	286
5.3.35	Delay block characteristics	289
5.3.36	I2C interface characteristics	289
5.3.37	USART characteristics	290
5.3.38	SPI characteristics	291
5.3.39	SAI characteristics	295
5.3.40	OTG_FS characteristics	297
5.3.41	UCPD characteristics	297
5.3.42	JTAG/SWD interface characteristics	297
6	Package information	300
6.1	UFQFPN48 package information	300
6.2	LQFP48 package information	303
6.3	LQFP64 package information	307
6.4	WLSCP90 package information	311
6.5	LQFP100 package information	314
6.6	UFBGA132 package information	318
6.7	LQFP144 package information	321
6.8	UFBGA169 package information	325
6.9	Package thermal characteristics	327
7	Ordering information	329

8	Important security notice	330
9	Revision history	331

List of tables

Table 1.	Device summary	2
Table 2.	STM32U585xx features and peripheral counts	18
Table 3.	Access status versus protection level and execution modes when TZEN = 0	25
Table 4.	Access status versus protection level and execution modes when TZEN = 1	26
Table 5.	Example of memory map security attribution versus SAU configuration regions	29
Table 6.	Boot modes when TrustZone is disabled (TZEN = 0)	31
Table 7.	Boot modes when TrustZone is enabled (TZEN = 1)	32
Table 8.	Boot space versus RDP protection	32
Table 9.	STM32U585xx mode overview	38
Table 10.	Functionalities depending on the working mode	43
Table 11.	GPDMA1 channels implementation and usage	53
Table 12.	GPDMA1 autonomous mode and wakeup in low-power modes	53
Table 13.	LPDMA1 channels implementation and usage	54
Table 14.	LPDMA1 autonomous mode and wakeup in low-power modes	55
Table 15.	ADC features	60
Table 16.	Temperature sensor calibration values	64
Table 17.	Internal voltage reference calibration values	65
Table 18.	MDF features	67
Table 19.	AES/SAES features	75
Table 20.	Timer feature comparison	77
Table 21.	I2C implementation	83
Table 22.	USART, UART and LPUART features	84
Table 23.	SPI features	88
Table 24.	SAI implementation	89
Table 25.	SDMMC features	90
Table 26.	Legend/abbreviations used in the pinout table	106
Table 27.	STM32U585xx pin definitions	107
Table 28.	Alternate function AF0 to AF7	130
Table 29.	Alternate function AF8 to AF15	139
Table 30.	Voltage characteristics	151
Table 31.	Current characteristics	152
Table 32.	Thermal characteristics	153
Table 33.	General operating conditions	153
Table 34.	Operating conditions at power-up/power-down	155
Table 35.	Embedded reset and power control block characteristics	155
Table 36.	Embedded internal voltage reference	157
Table 37.	Current consumption in Run mode on LDO, code with data processing running from Flash memory, ICACHE ON (1-way), prefetch ON	160
Table 38.	Current consumption in Run mode on SMPS, code with data processing running from Flash memory, ICACHE ON (1-way), prefetch ON	161
Table 39.	Current consumption in Run mode on SMPS, code with data processing running from Flash memory, ICACHE ON (1-way), prefetch ON, V _{DD} = 3.0 V	162
Table 40.	Typical current consumption in Run mode on LDO, with different codes running from Flash memory in low-power mode, ICACHE ON (1-way), prefetch ON	163
Table 41.	Typical current consumption in Run mode on LDO, with different codes running from Flash memory, ICACHE ON (1-way), prefetch ON	163
Table 42.	Typical current consumption in Run mode on SMPS, with different codes running from Flash memory in low-power mode, ICACHE ON (1-way), prefetch ON	165

Table 43.	Typical current consumption in Run mode on SMPS, with different codes running from Flash memory, ICACHE ON (1-way), prefetch ON	165
Table 44.	Current consumption in Sleep mode on LDO, Flash memory in power down	167
Table 45.	Current consumption in Sleep mode on SMPS, Flash memory in power down	168
Table 46.	Current consumption in Sleep mode on SMPS, Flash memory in power down, $V_{DD} = 3.0\text{ V}$	169
Table 47.	SRAM1/SRAM3 current consumption in Run/Sleep mode with LDO and SMPS	170
Table 48.	Static power consumption of Flash banks, when supplied by LDO/SMPS	171
Table 49.	Current consumption in Stop 0 mode on LDO	172
Table 50.	Current consumption in Stop 0 mode on SMPS	173
Table 51.	Current consumption in Stop 1 mode on LDO	173
Table 52.	Current consumption during wakeup from Stop 1 mode on LDO	175
Table 53.	Current consumption in Stop 1 mode on SMPS	175
Table 54.	Current consumption during wakeup from Stop 1 mode on SMPS	177
Table 55.	Current consumption in Stop 2 mode on LDO	177
Table 56.	SRAM static power consumption in Stop 2 when supplied by LDO	179
Table 57.	Current consumption during wakeup from Stop 2 mode on LDO	180
Table 58.	Current consumption in Stop 2 mode on SMPS	180
Table 59.	SRAM static power consumption in Stop 2 when supplied by SMPS	182
Table 60.	Current consumption during wakeup from Stop 2 mode on SMPS	183
Table 61.	Current consumption in Stop 3 mode on LDO	183
Table 62.	SRAM static power consumption in Stop 3 when supplied by LDO	185
Table 63.	Current consumption during wakeup from Stop 3 mode on LDO	186
Table 64.	Current consumption in Stop 3 mode on SMPS	186
Table 65.	SRAM static power consumption in Stop 3 when supplied by SMPS	188
Table 66.	Current consumption during wakeup from Stop 3 mode on SMPS	189
Table 67.	Current consumption in Standby mode	190
Table 68.	Current consumption during wakeup from Standby mode	193
Table 69.	Current consumption in Shutdown mode	194
Table 70.	Current consumption during wakeup from Shutdown mode	194
Table 71.	Current consumption in V_{BAT} mode	195
Table 72.	Typical dynamic current consumption of peripherals	198
Table 73.	Low-power mode wakeup timings on LDO	203
Table 74.	Low-power mode wakeup timings on SMPS	205
Table 75.	Regulator mode transition times	206
Table 76.	Wakeup time using USART/LPUART	207
Table 77.	High-speed external user clock characteristics	207
Table 78.	Low-speed external user clock characteristics	208
Table 79.	HSE oscillator characteristics	209
Table 80.	LSE oscillator characteristics ($f_{LSE} = 32.768\text{ kHz}$)	210
Table 81.	HSI16 oscillator characteristics	212
Table 82.	MSI oscillator characteristics	213
Table 83.	HSI48 oscillator characteristics	216
Table 84.	SHSI oscillator characteristics	218
Table 85.	LSI oscillator characteristics	218
Table 86.	PLL characteristics	218
Table 87.	Flash memory characteristics	220
Table 88.	Flash memory endurance and data retention	220
Table 89.	EMS characteristics	221
Table 90.	EMI characteristics for $f_{HSE} = 8\text{ MHz}$ and $f_{HCLK} = 160\text{ MHz}$	222
Table 91.	ESD absolute maximum ratings	222
Table 92.	Electrical sensitivities	223

Table 93.	I/O current injection susceptibility	223
Table 94.	I/O static characteristics	224
Table 95.	Output voltage characteristics	227
Table 96.	Output voltage characteristics for FT_t I/Os in V _{BAT} mode.	228
Table 97.	Output AC characteristics, HSLV OFF (all I/Os except FT_c)	228
Table 98.	Output AC characteristics, HSLV ON (all I/Os except FT_c)	231
Table 99.	Output AC characteristics for FT_c I/Os	232
Table 100.	Output AC characteristics for FT_t I/Os in V _{BAT} mode	233
Table 101.	NRST pin characteristics	233
Table 102.	EXTI input characteristics	234
Table 103.	Analog switches booster characteristics	234
Table 104.	14-bit ADC1 characteristics	235
Table 105.	Maximum RAIN for 14-bit ADC1	237
Table 106.	14-bit ADC1 accuracy	239
Table 107.	12-bit ADC4 characteristics	241
Table 108.	Maximum RAIN for 12-bit ADC4	243
Table 109.	12-bit ADC4 accuracy	245
Table 110.	Temperature sensor characteristics	246
Table 111.	V _{CORE} monitoring characteristics	246
Table 112.	V _{BAT} monitoring characteristics	246
Table 113.	V _{BAT} charging characteristics	247
Table 114.	DAC characteristics	247
Table 115.	DAC accuracy	249
Table 116.	VREFBUF characteristics	251
Table 117.	COMP characteristics	254
Table 118.	OPAMP characteristics	255
Table 119.	ADF characteristics	259
Table 120.	MDF characteristics	260
Table 121.	DCMI characteristics	262
Table 122.	PSSI transmit characteristics	263
Table 123.	PSSI receive characteristics	263
Table 124.	TIMx characteristics	265
Table 125.	IWDG min/max timeout period at 32 kHz (LSI)	266
Table 126.	WWDG min/max timeout value at 160 MHz (PCLK)	266
Table 127.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings	268
Table 128.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read-NWAIT timings	268
Table 129.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings	269
Table 130.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write-NWAIT timings	270
Table 131.	Asynchronous multiplexed PSRAM/NOR read timings	271
Table 132.	Asynchronous multiplexed PSRAM/NOR read-NWAIT timings	271
Table 133.	Asynchronous multiplexed PSRAM/NOR write timings	272
Table 134.	Asynchronous multiplexed PSRAM/NOR write-NWAIT timings	273
Table 135.	Synchronous multiplexed NOR/PSRAM read timings	274
Table 136.	Synchronous multiplexed PSRAM write timings	275
Table 137.	Synchronous non-multiplexed NOR/PSRAM read timings	277
Table 138.	Synchronous non-multiplexed PSRAM write timings	278
Table 139.	Switching characteristics for NAND Flash read cycles	280
Table 140.	Switching characteristics for NAND Flash write cycles	280
Table 141.	OCTOSPI characteristics in SDR mode	281
Table 142.	OCTOSPI characteristics in DTR mode (no DQS)	282
Table 143.	OCTOSPI characteristics in DTR mode (with DQS)/HyperBus	283
Table 144.	SD/eMMC characteristics (V _{DD} = 2.7 V to 3.6 V)	286

Table 145.	eMMC characteristics ($V_{DD} = 1.71\text{ V to }1.9\text{ V}$)	287
Table 146.	Delay block characteristics	289
Table 147.	I2C analog filter characteristics	289
Table 148.	USART characteristics	290
Table 149.	SPI characteristics	292
Table 150.	SAI characteristics	295
Table 151.	OTG_FS characteristics	297
Table 152.	UCPD characteristics	297
Table 153.	JTAG characteristics	297
Table 154.	SWD characteristics	298
Table 155.	UFQFPN48 - Mechanical data	301
Table 156.	LQFP48 - Mechanical data	304
Table 157.	LQFP64 - Mechanical data	308
Table 158.	WLCSP90 - Mechanical data	312
Table 159.	WLCSP90 - Recommended PCB design rules	313
Table 160.	LQFP100 - Mechanical data	315
Table 161.	UFBGA132 - Mechanical data	318
Table 162.	UFBGA132 - Recommended PCB design rules (0.5 mm pitch BGA)	319
Table 163.	LQFP144 - Mechanical data	322
Table 164.	UFBGA169 - Mechanical data	325
Table 165.	UFBGA169 - Recommended PCB design rules (0.5 mm pitch BGA)	326
Table 166.	Package thermal characteristics	328
Table 167.	Document revision history	331

List of figures

Figure 1.	STM32U585xx block diagram	21
Figure 2.	STM32U585xQ power supply overview (with SMPS)	35
Figure 3.	STM32U585xx power supply overview (without SMPS)	36
Figure 4.	Power-up /down sequence	37
Figure 5.	Clock tree	49
Figure 6.	VREFBUF block diagram	66
Figure 7.	LQFP48_SMPS pinout	94
Figure 8.	LQFP48 pinout	94
Figure 9.	UFQFPN48_SMPS pinout	95
Figure 10.	UFQFPN48 pinout	95
Figure 11.	LQFP64_SMPS pinout	96
Figure 12.	LQFP64 pinout	96
Figure 13.	WLCSP90-SMPS ballout	97
Figure 14.	LQFP100_SMPS pinout	98
Figure 15.	LQFP100 pinout	99
Figure 16.	UFBGA132_SMPS ballout	100
Figure 17.	UFBGA132 ballout	101
Figure 18.	LQFP144_SMPS pinout	102
Figure 19.	LQFP144 pinout	103
Figure 20.	UFBGA169_SMPS ballout	104
Figure 21.	UFBGA169 ballout	105
Figure 22.	Pin loading conditions	148
Figure 23.	Pin input voltage	148
Figure 24.	STM32U585xx power supply scheme (without SMPS)	149
Figure 25.	STM32U585xQ power supply scheme (with SMPS)	150
Figure 26.	Current consumption measurement	151
Figure 27.	VREFINT versus temperature	158
Figure 28.	AC timing diagram for high-speed external clock source	208
Figure 29.	AC timing diagram for low-speed external square clock source	208
Figure 30.	AC timing diagram for low-speed external sinusoidal clock source	209
Figure 31.	Typical application with a 8 MHz crystal	210
Figure 32.	Typical application with a 32.768 kHz crystal	211
Figure 33.	HSI48 frequency versus temperature	217
Figure 34.	I/O input characteristics (all I/Os except BOOT0 and FT_c)	226
Figure 35.	Output AC characteristics definition	233
Figure 36.	Recommended NRST pin protection	234
Figure 37.	ADC accuracy characteristics	240
Figure 38.	Typical connection diagram when using the ADC with FT/TT pins featuring analog switch function	240
Figure 39.	12-bit buffered/non-buffered DAC	249
Figure 40.	V _{REFBUF_OUT} versus temperature (VRS = 000)	252
Figure 41.	V _{REFBUF_OUT} versus temperature (VRS = 001)	253
Figure 42.	V _{REFBUF_OUT} versus temperature (VRS = 010)	253
Figure 43.	V _{REFBUF_OUT} versus temperature (VRS = 011)	253
Figure 44.	OPAMP voltage noise density, normal mode, R _{LOAD} = 3.9 kΩ	258
Figure 45.	OPAMP voltage noise density, low-power mode, R _{LOAD} = 20 kΩ	258
Figure 46.	ADF timing diagram	260
Figure 47.	MDF timing diagram	261

Figure 48.	DCMI timing diagram	262
Figure 49.	PSSI receive timing diagram	264
Figure 50.	PSSI transmit timing diagram	265
Figure 51.	Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms	267
Figure 52.	Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms	269
Figure 53.	Asynchronous multiplexed PSRAM/NOR read waveforms	270
Figure 54.	Asynchronous multiplexed PSRAM/NOR write waveforms	272
Figure 55.	Synchronous multiplexed NOR/PSRAM read timings	274
Figure 56.	Synchronous multiplexed PSRAM write timings	275
Figure 57.	Synchronous non-multiplexed NOR/PSRAM read timings	276
Figure 58.	Synchronous non-multiplexed PSRAM write timings	277
Figure 59.	NAND controller waveforms for read access	279
Figure 60.	NAND controller waveforms for write access	279
Figure 61.	NAND controller waveforms for common memory read access	279
Figure 62.	NAND controller waveforms for common memory write access	280
Figure 63.	OCTOSPI timing diagram - SDR mode	284
Figure 64.	OCTOSPI timing diagram - DDR mode	284
Figure 65.	OCTOSPI HyperBus clock	285
Figure 66.	OCTOSPI HyperBus read	285
Figure 67.	OCTOSPI HyperBus read with double latency	285
Figure 68.	OCTOSPI HyperBus write	286
Figure 69.	SD high-speed mode	288
Figure 70.	SD default mode	288
Figure 71.	SDMMC DDR mode	288
Figure 72.	USART timing diagram in master mode	291
Figure 73.	USART timing diagram in slave mode	291
Figure 74.	SPI timing diagram - slave mode and CPHA = 0	293
Figure 75.	SPI timing diagram - slave mode and CPHA = 1	294
Figure 76.	SPI timing diagram - master mode	294
Figure 77.	SAI master timing diagram	296
Figure 78.	SAI slave timing diagram	296
Figure 79.	JTAG timing diagram	298
Figure 80.	SWD timing diagram	299
Figure 81.	UFQFPN48 - Outline	300
Figure 82.	UFQFPN48 - Recommended footprint	301
Figure 83.	UFQFPN48 marking example (package top view)	302
Figure 84.	LQFP48 - Outline ⁽¹⁵⁾	303
Figure 85.	LQFP48 - Recommended footprint	305
Figure 86.	LQFP48 marking example (package top view)	306
Figure 87.	LQFP64 - Outline ⁽¹⁵⁾	307
Figure 88.	LQFP64 - Recommended footprint	309
Figure 89.	LQFP64 marking example (package top view)	310
Figure 90.	WLCSP90 - Outline	311
Figure 91.	WLCSP90 - Recommended footprint	312
Figure 92.	WLCSP90 marking example (package top view)	313
Figure 93.	LQFP100 - Outline ⁽¹⁵⁾	314
Figure 94.	LQFP100 - Recommended footprint	316
Figure 95.	LQFP100 marking example (package top view)	317
Figure 96.	UFBGA132 - Outline	318
Figure 97.	UFBGA132 - Recommended footprint	319
Figure 98.	UFBGA132 marking example (package top view)	320
Figure 99.	LQFP144 - Outline ⁽¹⁵⁾	321

Figure 100. LQFP144 - Recommended footprint.	323
Figure 101. LQFP144 marking example (package top view)	324
Figure 102. UFBGA169 - Outline.	325
Figure 103. UFBGA169 - Recommended footprint	326
Figure 104. UFBGA169 marking example (package top view)	327

1 Introduction

This document provides the ordering information and mechanical device characteristics of the STM32U585xx microcontrollers.

For information on the Arm^{®(a)} Cortex[®]-M33 core, refer to the Cortex[®]-M33 Technical Reference Manual, available from the www.arm.com website.

The Arm logo, consisting of the word "arm" in a lowercase, bold, sans-serif font.

For information on the device errata with respect to the datasheet and reference manual, refer to the STM32U575xx and STM32U585xx errata sheet (ES0499)

a. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

2 Description

The STM32U585xx devices belong to an ultra-low-power microcontrollers family (STM32U5 Series) based on the high-performance Arm® Cortex®-M33 32-bit RISC core. They operate at a frequency of up to 160 MHz.

The Cortex®-M33 core features a single-precision FPU (floating-point unit), that supports all the Arm® single-precision data-processing instructions and all the data types.

The Cortex®-M33 core also implements a full set of DSP (digital signal processing) instructions and a MPU (memory protection unit) that enhances the application security.

The devices embed high-speed memories (2 Mbytes of Flash memory and 786 Kbytes of SRAM), a FSMC (flexible external memory controller) for static memories (for devices with packages of 90 pins and more), two Octo-SPI Flash memory interfaces (at least one Quad-SPI available on all packages) and an extensive range of enhanced I/Os and peripherals connected to three APB buses, three AHB buses and a 32-bit multi-AHB bus matrix.

The devices offer security foundation compliant with the TBSA (trusted-based security architecture) requirements from Arm®. It embeds the necessary security features to implement a secure boot, secure data storage and secure firmware update. Besides these capabilities, the devices incorporate a secure firmware installation feature, that allows the customer to secure the provisioning of the code during its production. A flexible lifecycle is managed thanks to multiple levels of readout protection and debug unlock with password. Firmware hardware isolation is supported thanks to securable peripherals, memories and I/Os, and privilege configuration of peripherals and memories.

The devices feature several protection mechanisms for embedded Flash memory and SRAM: readout protection, write protection, secure and hide protection areas.

The devices embed several peripherals reinforcing security: a fast AES coprocessor, a secure AES coprocessor with DPA resistance and hardware unique key that can be shared by hardware with fast AES, a PKA (public key accelerator) with DPA resistance, an on-the-fly decryption engine for Octo-SPI external memories, a HASH hardware accelerator, and a true random number generator.

The devices offer active tamper detection and protection against transient and environmental perturbation attacks, thanks to several internal monitoring generating secret data erase in case of attack. This helps to fit the PCI requirements for point of sales applications.

The devices offer one fast 14-bit ADC (2.5 Msps), one 12-bit ADC (2.5 Msps), two comparators, two operational amplifiers, two DAC channels, an internal voltage reference buffer, a low-power RTC, four 32-bit general-purpose timers, two 16-bit PWM timers dedicated to motor control, three 16-bit general-purpose timers, two 16-bit basic timers and four 16-bit low-power timers.

The devices support a MDF (multi-function digital filter) with six filters dedicated to the connection of external sigma-delta modulators. Another low-power digital filter dedicated to audio signals is embedded (ADF), with one filter supporting sound-activity detection. The devices embed also a Chrom-ART Accelerator dedicated to graphic applications, and mathematical accelerators (a trigonometric functions accelerator plus a filter mathematical accelerator). In addition, up to 22 capacitive sensing channels are available.

The devices also feature standard and advanced communication interfaces such as: four I²Cs, three SPIs, three USARTs, two UARTs, one low-power UART, two SAls, one digital camera interface (DCMI), two SDMMCs, one FDCAN, one USB OTG full-speed, one USB Type-C /USB Power Delivery controller, and one generic synchronous 8-/16-bit PSSI (parallel data input/output slave interface).

The devices operate in the –40 to +85 °C (+105 °C junction) and –40 to +125 °C (+130 °C junction) temperature ranges from a 1.71 to 3.6 V power supply.

A comprehensive set of power-saving modes allow the design of low-power applications. Many peripherals (including communication, analog, timers and audio peripherals) can be functional and autonomous down to Stop mode with direct memory access, thanks to LPBAM support (low-power background autonomous mode).

Some independent power supplies are supported like an analog independent supply input for ADC, DACs, OPAMPs and comparators, a 3.3 V dedicated supply input for USB and up to 14 I/Os, that can be supplied independently down to 1.08 V. A VBAT input is available for connecting a backup battery in order to preserve the RTC functionality and to backup 32 32-bit registers and 2-Kbyte SRAM.

The devices offer eight packages from 48 to 169 pins.

Table 2. STM32U585xx features and peripheral counts

Peripherals		STM32U585CI	STM32U585RI	STM32U585OI	STM32U585VI	STM32U585QI	STM32U585ZI	STM32U585AI
Flash memory (Mbytes)		2						
SRAM	System (Kbytes)	784 (192+64+512+16)						
	Backup (bytes)	2048 backup SRAM + 128 backup registers						
External memory controller for static memories (FSMC)		No	Yes ⁽¹⁾	Yes ⁽²⁾				
OCTOSPI		2 ⁽³⁾				2		
Timers	Advanced control	2 (16 bits)						
	General purpose	4 (32 bits) and 3 (16 bits)						
	Basic	2 (16 bits)						
	Low power	4 (16 bits)						
	SysTick timer	2						
	Watchdog timers (independent, window)	2						

Table 2. STM32U585xx features and peripheral counts (continued)


Peripherals		STM32U585CI	STM32U585RI	STM32U585OI	STM32U585VI	STM32U585QI	STM32U585ZI	STM32U585AI
Communication interfaces	SPI	3						
	I2C	4						
	USART	3						
	UART	1	2					
	LPUART	1						
	SAI	1				2		
	FDCAN	1						
	OTG FS	Yes						
	UCPD	Yes						
	SDMMC	0	2 ⁽⁴⁾					
	Camera interface	No	Yes/No ⁽⁵⁾	Yes				
	PSSI	No	Yes/No ⁽⁵⁾	Yes				
MDF (multi-function digital filter)		Yes (2 filters)	Yes (6 filters)					
ADF (audio digital filter)		Yes						
CORDIC co-processor		Yes						
FMAC (filter mathematical accelerator)		Yes						
RTC (real-time clock)		Yes						
Tamper pins (without SMPS / with SMPS)		3 / 3	4 / 3	- / 8	8 / 7	8 / 8	8 / 7	8 / 8
Active tamperers (without SMPS / with SMPS) ⁽⁶⁾		2 / 2	3 / 2	- / 7	7 / 6	7 / 7	7 / 6	7 / 7
True random number generator		Yes						
SAES, AES		Yes						
PKA (public key accelerator)		Yes						
HASH (SHA-256)		Yes						
On-the-fly decryption for OCTOSPI		Yes						
GPIOs (without SMPS / with SMPS)		37 / 33	51 / 47	69	82 / 79	110 / 106	114 / 111	136 / 133
Wakeup pins (without SMPS / with SMPS)		17 / 15	18 / 17	23	23 / 22	24 / 24	24 / 23	24 / 24
Number of I/Os down to 1.08 V (without SMPS / with SMPS)		0 / 0	0 / 0	6	0 / 0	13 / 10	14 / 13	14 / 11

Table 2. STM32U585xx features and peripheral counts (continued)

Peripherals		STM32U585CI	STM32U585RI	STM32U585OI	STM32U585VI	STM32U585QI	STM32U585ZI	STM32U585AI
Capacitive sensing								
Number of channels (without SMPS / with SMPS)		5 / 4	10 / 9	11	19 / 18	22 / 22	22 / 21	22 / 22
ADC	12-bit ADC	1						
	14-bit ADC	1						
	Nbr of channels (without SMPS / with SMPS)	11 / 10	17 / 15	16	20 / 18	24 / 24	24 / 22	24 / 24
DAC	Number of 12-bit D-to-A converters	2						
Internal voltage reference buffer		No		Yes				
Analog comparator		2						
Operational amplifiers		2						
Maximum CPU frequency		160 MHz						
Operating voltage		1.71 to 3.6 V						
Operating temperature		Ambient operating temperature: −40 to +85 °C / −40 to +125 °C Junction temperature: −40 to +105 °C / −40 to +130 °C						
Package		LQFP48, UFQFPN 48	LQFP64	WLCSP 90	LQFP 100	UFBGA 132	LQFP144	UFBGA 169

1. For the WLCSP90 package, FSMC can only support 8-bit LCD interface.
2. For the LQFP100 package, only FSMC Bank1 is available. Bank1 can only support a multiplexed NOR/PSRAM memory using the NE1 chip select.
3. Two OCTOSPIs are available only in Muxed mode.
4. When both are used simultaneously, one supports only SDIO interface.
5. Available on packages without SMPS, not available on packages with SMPS.
6. Active tamper in output sharing mode (one output shared by all inputs).

Figure 1. STM32U585xx block diagram



3 Functional overview

3.1 Arm Cortex-M33 core with TrustZone and FPU

The Cortex-M33 with TrustZone and FPU is a highly energy-efficient processor designed for microcontrollers and deeply embedded applications, especially those requiring efficient security.

The Cortex-M33 processor delivers a high computational performance with low-power consumption and an advanced response to interrupts. It features:

- Arm TrustZone technology, using the Armv8-M main extension supporting secure and non-secure states
- MPUs (memory protection units), supporting up to 16 regions for secure and non-secure applications
- Configurable SAU (secure attribute unit) supporting up to eight memory regions as secure or non-secure
- Floating-point arithmetic functionality with support for single precision arithmetic

The processor supports a set of DSP instructions that allows an efficient signal processing and a complex algorithm execution.

The Cortex-M33 processor supports the following bus interfaces:

- System AHB bus:
The S-AHB (system AHB) bus interface is used for any instruction fetch and data access to the memory-mapped SRAM, peripheral, external RAM and external device, or Vendor_SYS regions of the Armv8-M memory map.
- Code AHB bus:
The C-AHB (code AHB) bus interface is used for any instruction fetch and data access to the code region of the Armv8-M memory map.

Figure 1 shows the general block diagram of the STM32U585xx devices.

3.2 ART Accelerator (ICACHE and DCACHE)

3.2.1 Instruction cache (ICACHE)

The ICACHE is introduced on C-AHB code bus of Cortex-M33 processor to improve performance when fetching instruction (or data) from both internal and external memories.

ICACHE offers the following features:

- Multi-bus interface:
 - Slave port receiving the memory requests from the Cortex-M33 C-AHB code execution port
 - Master1 port performing refill requests to internal memories (Flash memory and SRAMs)
 - Master2 port performing refill requests to external memories (external Flash memory and RAMs through Octo-SPI and FMC interfaces)
 - Second slave port dedicated to ICACHE registers access

- Close to zero wait-states instructions/data access performance:
 - 0 wait-state on cache hit
 - Hit-under-miss capability, allowing to serve new processor requests while a line refill (due to a previous cache miss) is still ongoing
 - Critical-word-first refill policy, minimizing processor stalls on cache miss
 - Hit ratio improved by two-ways set-associative architecture and pLRU-t replacement policy (pseudo-least-recently-used, based on binary tree), algorithm with best complexity/performance balance
 - Dual master ports allowing to decouple internal and external memory traffics, on fast and slow buses, respectively; also minimizing impact on interrupt latency
 - Optimal cache line refill thanks to AHB burst transactions (of the cache line size)
 - Performance monitoring by means of a hit counter and a miss counter
- Extension of cacheable region beyond the code memory space, by means of address remapping logic that allows four cacheable external regions to be defined
- Power consumption reduced intrinsically (more accesses to cache memory rather to bigger main memories); even improved by configuring ICACHE as direct mapped (rather than the default two-ways set-associative mode)
- TrustZone security support
- Maintenance operation for software management of cache coherency
- Error management: detection of unexpected cacheable write access, with optional interrupt raising

3.2.2 Data cache (DCACHE)

The DCACHE is introduced on S-AHB system bus of Cortex-M33 processor to improve the performance of data traffic to/from external memories.

DCACHE offers the following features:

- Multi-bus interface:
 - Slave port receiving the memory requests from the Cortex-M33 S-AHB system port
 - Master port performing refill requests to external memories (external Flash memory and RAMs through Octo-SPI and FMC interfaces)
 - Second slave port dedicated to DCACHE registers access
- Close to zero wait-states external data access performance:
 - Zero wait-states on cache hit
 - Hit-under-miss capability, allowing to serve new processor requests to cached data, while a line refill (due to a previous cache miss) is still ongoing
 - Critical-word-first refill policy for read transactions, minimizing processor stalls on cache miss
 - Hit ratio improved by two-ways set-associative architecture and pLRU-t replacement policy (pseudo-least-recently-used, based on binary tree), algorithm with best complexity/performance balance
 - Optimal cache line refill thanks to AHB burst transactions (of the cache line size)
 - Performance monitoring by means of two hit counters (for read and write) and two miss counters (for read and write)

- Supported cache accesses:
 - Both write-back and write-through policies supported (selectable with AHB bufferable attribute)
 - Read and write-back always allocated
 - Write-through always non-allocated (write-around)
 - Byte, half-word and word writes supported
- TrustZone security support
- Maintenance operations for software management of cache coherency:
 - Full cache invalidation (non interruptible)
 - Address range clean and/or invalidate operations (background task, interruptible)
- Error management: detection of error for master port request initiated by DCACHE (line eviction or clean operation), with optional interrupt raising

3.3 Memory protection unit

The MPU (memory protection unit) is used to manage the CPU accesses to the memory and to prevent one task to accidentally corrupt the memory or the resources used by any other active task. This memory area is organized into up to 16 protected areas. The MPU regions and registers are banked across secure and non-secure states.

The MPU is especially helpful for applications where some critical or certified code must be protected against the misbehavior of other tasks. It is usually managed by a RTOS (real-time operating system).

If a program accesses a memory location that is prohibited by the MPU, the RTOS can detect it and take action. In a RTOS environment, the kernel can dynamically update the MPU area setting based on the process to be executed.

The MPU is optional and can be bypassed for applications that do not need it.

3.4 Embedded Flash memory

The devices feature 2 Mbytes of embedded Flash memory that is available for storing programs and data. The Flash memory supports 10 000 cycles and up to 100 000 cycles on 512 Kbytes.

A 128-bit instruction prefetch is implemented and can optionally be enabled.

The Flash memory interface features:

- Dual-bank operating modes
- Read-while-write (RWW)

This allows a read operation to be performed from one bank while an erase or program operation is performed to the other bank. The dual-bank boot is also supported. Each bank contains 128 pages of 8 Kbytes. The Flash memory also embeds 512-byte OTP (one-time programmable) for user data.

The whole non-volatile memory embeds the ECC (error correction code) feature supporting:

- single-error detection and correction
- double-error detection
- ECC fail address report

3.4.1 Flash memory protection

The option bytes allow the configuration of flexible protections:

- write protection (WRP) to protect areas against erasing and programming. Two areas per bank can be selected with 8-Kbyte granularity.
- RDP (readout protection) to protect the whole memory, has four levels of protection available (see [Table 3](#) and [Table 4](#)):
 - Level 0: no readout protection
 - Level 0.5: available only when TrustZone is enabled

All read/write operations (if no write protection is set) from/to the non-secure Flash memory are possible. The debug access to secure area is prohibited. Debug access to non-secure area remains possible.

- Level 1: memory readout protection

The Flash memory cannot be read from or written to if either the debug features are connected or the boot in RAM or bootloader are selected. If TrustZone is enabled, the non-secure debug is possible and the boot in SRAM is not possible. Regressions from Level 1 to lower levels can be protected by password authentication.

- Level 2: chip readout protection

The debug features, the boot in RAM and the bootloader selection are disabled. A secure secret key can be configured in the secure options to allow the regression capability from Level 2 to Level 1. By default (key not configured), this Level 2 selection is irreversible and JTAG/SWD interfaces are disabled. If the secret key was previously configured in lower RDP levels, the device enables the RDP regression from Level 2 to Level 1 after password authentication through JTAG/SWD interface.

Note: In order to reach the best protection level, it is recommended to activate TrustZone and to set the RDP Level 2 with password authentication regression enabled.

Table 3. Access status versus protection level and execution modes when TZEN = 0

Area	RDP level	User execution (boot from Flash memory)			Debug/boot from RAM/ bootloader ⁽¹⁾		
		Read	Write	Erase	Read	Write	Erase
Flash main memory	1	Yes	Yes	Yes	No	No	No ⁽⁴⁾
	2	Yes	Yes	Yes	N/A	N/A	N/A
System memory ⁽²⁾	1	Yes	No	No	Yes	No	No
	2	Yes	No	No	N/A	N/A	N/A
Option bytes ⁽³⁾	1	Yes	Yes ⁽⁴⁾	N/A	Yes	Yes ⁽⁴⁾	N/A
	2	Yes	No ⁽⁵⁾	N/A	N/A	N/A	N/A
OTP	1	Yes	Yes ⁽⁶⁾	N/A	Yes	Yes ⁽⁶⁾	N/A
	2	Yes	Yes ⁽⁶⁾	N/A	N/A	N/A	N/A

Table 3. Access status versus protection level and execution modes when TZEN = 0 (continued)

Area	RDP level	User execution (boot from Flash memory)			Debug/boot from RAM/ bootloader ⁽¹⁾		
		Read	Write	Erase	Read	Write	Erase
Backup registers	1	Yes	Yes	N/A	No	No	N/A ⁽⁷⁾
	2	Yes	Yes	N/A	N/A	N/A	N/A
SRAM2/backup RAM	1	Yes	Yes	N/A	No	No	N/A ⁽⁸⁾
	2	Yes	Yes	N/A	N/A	N/A	N/A
OTFDEC regions (Octo-SPI)	1	Yes	Yes	Yes	No ⁽⁹⁾	Yes	Yes
	2	Yes	Yes	Yes	N/A	N/A	N/A

1. When the protection level 2 is active, the debug port, the boot from RAM and the boot from system memory are disabled.
2. The system memory is only read-accessible, whatever the protection level (0, 1 or 2) and execution mode.
3. Option bytes are only accessible through the Flash memory registers and OPSTRT bit.
4. The Flash main memory is erased when the RDP option byte changes from level 1 to level 0.
5. SWAP_BANK option bit can be modified.
6. OTP can only be written once.
7. The backup registers are erased when RDP changes from level 1 to level 0.
8. All SRAMs are erased when RDP changes from level 1 to level 0.
9. The OTFDEC keys are erased when the RDP option byte changes from level 1 to level 0.

Table 4. Access status versus protection level and execution modes when TZEN = 1

Area	RDP level	User execution (boot from Flash memory)			Debug/ bootloader ⁽¹⁾		
		Read	Write	Erase	Read	Write	Erase
Flash main memory	0.5	Yes	Yes	Yes	Yes ⁽²⁾	Yes ⁽²⁾	Yes ⁽²⁾
	1	Yes	Yes	Yes	No	No	No ⁽⁵⁾
	2	Yes	Yes	Yes	N/A	N/A	N/A
System memory ⁽³⁾	0.5	Yes	No	No	Yes	No	No
	1	Yes	No	No	Yes	No	No
	2	Yes	No	No	N/A	N/A	N/A
Option bytes ⁽⁴⁾	0.5	Yes	Yes ⁽⁵⁾	N/A	Yes	Yes ⁽⁵⁾	N/A
	1	Yes	Yes ⁽⁵⁾	N/A	Yes	Yes ⁽⁵⁾	N/A
	2	Yes	No ⁽⁶⁾	N/A	N/A	N/A	N/A

Table 4. Access status versus protection level and execution modes when TZEN = 1 (continued)

Area	RDP level	User execution (boot from Flash memory)			Debug/ bootloader ⁽¹⁾		
		Read	Write	Erase	Read	Write	Erase
OTP	0.5	Yes	Yes ⁽⁷⁾	N/A	Yes	Yes ⁽⁷⁾	N/A
	1	Yes	Yes ⁽⁷⁾	N/A	Yes	Yes ⁽⁷⁾	N/A
	2	Yes	Yes ⁽⁷⁾	N/A	N/A	N/A	N/A
Backup registers	0.5	Yes	Yes	N/A	Yes ⁽²⁾	Yes ⁽²⁾	N/A ⁽⁸⁾
	1	Yes	Yes	N/A	No	No	N/A ⁽⁸⁾
	2	Yes	Yes	N/A	N/A	N/A	N/A
SRAM2/backup RAM	0.5	Yes	Yes	N/A	Yes ⁽²⁾	Yes ⁽²⁾	N/A ⁽⁹⁾
	1	Yes	Yes	N/A	No	No	N/A ⁽⁹⁾
	2	Yes	Yes	N/A	N/A	N/A	N/A
OTFDEC regions (Octo-SPI)	0.5	Yes	Yes	Yes	No ⁽¹⁰⁾	Yes	Yes
	1	Yes	Yes	Yes	No ⁽¹⁰⁾	Yes	Yes
	2	Yes	Yes	Yes	N/A	N/A	N/A

1. When the protection level 2 is active, the debug port and the bootloader mode are disabled.
2. Depends on TrustZone security access rights.
3. The system memory is only read-accessible, whatever the protection level (0, 1 or 2) and execution mode.
4. Option bytes are only accessible through the Flash memory registers and OPSTRT bit.
5. The Flash main memory is erased when the RDP option byte regresses from level 1 to level 0.
6. SWAP_BANK option bit can be modified.
7. OTP can only be written once.
8. The backup registers are erased when RDP changes from level 1 to level 0.
9. All SRAMs are erased when RDP changes from level 1 to level 0.
10. The OTFDEC keys are erased when the RDP option byte changes from level 1 to level 0.

3.4.2 Additional Flash memory protections when TrustZone activated

When the TrustZone security is enabled through option bytes, the whole Flash memory is secure after reset and the following protections are available:

- non-volatile watermark-based secure Flash memory area
The secure area can be accessed only in Secure mode. One area per bank can be selected with a page granularity.
- secure HDP (hide protection area)
It is part of the Flash memory secure area and can be protected to deny an access to this area by any data read, write and instruction fetch. For example, a software code in the secure Flash memory hide protection area can be executed only once and deny

any further access to this area until next system reset. One area per bank can be selected at the beginning of the secure area.

- volatile block-based secure Flash memory area

Each page can be programmed on-the-fly as secure or non-secure.

3.4.3 FLASH privilege protection

Each Flash memory page can be programmed on-the-fly as privileged or unprivileged.

3.5 Embedded SRAMs

Five SRAMs are embedded in the STM32U585xx devices, each with specific features. SRAM1, SRAM2, and SRAM3 are the main SRAMs. SRAM4 is in the SRAM used for peripherals LPBAM (low-power background autonomous mode) in Stop 2 mode.

These SRAMs are made of several blocks that can be powered down in Stop mode to reduce consumption:

- SRAM1: three 64-Kbyte blocks (total 192 Kbytes)
- SRAM2: 8-Kbyte + 56-Kbyte blocks (total 64 Kbytes) with optional ECC. In addition SRAM2 blocks can be retained in Standby mode.
- SRAM3: eight 64-Kbyte blocks (total 512 Kbytes) with optional ECC. When ECC is enabled, 256 Kbytes support ECC and 192 Kbytes of SRAM3 can be accessed without ECC.
- SRAM4: 16 Kbytes
- BKPSRAM (backup SRAM): 2 Kbytes with optional ECC. The BKPSRAM can be retained in all low-power modes and when V_{DD} is off in V_{BAT} mode, but not in Shutdown mode.

3.5.1 SRAMs TrustZone security

When the TrustZone security is enabled, all SRAMs are secure after reset.

The SRAM1, SRAM2, SRAM3, SRAM4 can be programmed as secure or non-secure by blocks, using the MPCBB (block-based memory protection controller).

The granularity of SRAM secure block based is a page of 512 bytes. Backup SRAM regions can be programmed as secure or non-secure with watermark, using the TZSC (TrustZone security controller) in the GTZC (global TrustZone controller).

3.5.2 SRAMs privilege protection

The SRAM1, SRAM2, SRAM3, SRAM4 can be programmed as privileged or unprivileged by blocks, using the MPCBB. The granularity of SRAM privilege block based is a page of 512 bytes. Backup SRAM regions can be programmed as privileged or unprivileged with watermark, using the TZSC (TrustZone security controller) in the GTZC (global TrustZone controller).

3.6 TrustZone security architecture

The security architecture is based on Arm TrustZone with the Armv8-M main extension.

The TrustZone security is activated by the TZEN option bit in the FLASH_OTPR register.

When the TrustZone is enabled, the SAU (security attribution unit) and IDAU (implementation defined attribution unit) define the access permissions based on secure and non-secure state.

- SAU: up to eight SAU configurable regions are available for security attribution.
- IDAU: It provides a first memory partition as non-secure or non-secure callable attributes. It is then combined with the results from the SAU security attribution and the higher security state is selected.

Based on IDAU security attribution, the Flash memory, system SRAM and peripheral memory space is aliased twice for secure and non-secure states. However, the external memory space is not aliased.

The table below shows an example of typical SAU region configuration based on IDAU regions. The user can split and choose the secure, non-secure or NSC regions for external memories as needed.

Table 5. Example of memory map security attribution versus SAU configuration regions

Region description	Address range	IDAU security attribution	SAU security attribution typical configuration	Final security attribution
Code - external memories	0x0000 0000 0x07FF FFFF	Non-secure	Secure or non-secure or NSC ⁽¹⁾	Secure or non-secure or NSC
Code - Flash and SRAM	0x0800 0000 0x0BFF FFFF	Non-secure	Non-secure	Non-secure
	0x0C00 0000 0x0FFF FFFF	NSC	Secure or NSC	Secure or NSC
Code - external memories	0x1000 0000 0x17FF FFFF	Non-secure	Non-secure	
	0x1800 0000 0x1FFF FFFF			
SRAM	0x2000 0000 0x2FFF FFFF	Non-secure	Non-secure	
	0x3000 0000 0x3FFF FFFF	NSC	Secure or NSC	Secure or NSC
Peripherals	0x4000 0000 0x4FFF FFFF	Non-secure	Non-secure	Non-secure
	0x5000 0000 0x5FFF FFFF	NSC	Secure or NSC	Secure or NSC
External memories	0x6000 0000 0xDFFF FFFF	Non-secure	Secure or non-secure or NSC	Secure or non-secure or NSC

1. NSC = non-secure callable.

3.6.1 TrustZone peripheral classification

When the TrustZone security is active, a peripheral can be either securable or TrustZone-aware type as follows:

- securable: peripheral protected by an AHB/APB firewall gate that is controlled from TZSC to define security properties
- TrustZone-aware: peripheral connected directly to AHB or APB bus and implementing a specific TrustZone behavior such as a subset of registers being secure

3.6.2 Default TrustZone security state

The default system security state is detailed below:

- CPU:
 - Cortex-M33 is in secure state after reset. The boot address must be in secure address.
- Memory map:
 - SAU is fully secure after reset. Consequently, all memory map is fully secure. Up to eight SAU configurable regions are available for security attribution.
- Flash memory:
 - Flash memory security area is defined by watermark user options.
 - Flash memory block based area is non-secure after reset.
- SRAMs:
 - All SRAMs are secure after reset. MPCBB (memory protection block based controller) is secure.
- External memories:
 - FSMC, OCTOSPI banks are secure after reset. MPCWMx (memory protection watermark based controller) is secure.
- Peripherals
 - Securable peripherals are non-secure after reset.
 - TrustZone-aware peripherals are non-secure after reset. Their secure configuration registers are secure.
- All GPIOs are secure after reset.
- Interrupts:
 - NVIC: All interrupts are secure after reset. NVIC is banked for secure and non-secure state.
- TZIC: All illegal access interrupts are disabled after reset.

3.7 Boot modes

At startup, a BOOT0 pin, nBOOT0, NSBOOTADDx[24:0] (x = 0, 1) and SECBOOTADD0[24:0] option bytes are used to select the boot memory address that includes:

- Boot from any address in user Flash memory.
- Boot from system memory bootloader.
- Boot from any address in embedded SRAM.
- Boot from RSS (root security services).

The BOOT0 value comes from the PH3-BOOT0 pin or from an option bit depending on the value of a user option bit to free the GPIO pad if needed.

The bootloader is located in the system memory, programmed by ST during production. The bootloader is used to reprogram the Flash memory by using USART, I2C, SPI, FDCAN or USB FS in device mode through the DFU (device firmware upgrade).

The bootloader is available on all devices. Refer to the application note *STM32 microcontroller system memory boot mode* (AN2606) for more details.

The RSS are embedded in a Flash memory area named secure information block, programmed during ST production.

For example, the RSS enable the SFI (secure firmware installation), thanks to the RSSe SFI (RSS extension firmware).

This feature allows customer to produce the confidentiality of the firmware to be provisioned into the STM32, when production is sub-contracted to untrusted third party.

The RSS are available on all devices, after enabling the TrustZone through the TZEN option bit. Refer to the application note *Overview secure firmware install* (SFI) (AN4992) for more details.

Refer to [Table 6](#) and [Table 7](#) for boot modes when TrustZone is disabled and enabled respectively.

Table 6. Boot modes when TrustZone is disabled (TZEN = 0)

nBOOT0 FLASH_ OPTR[27]	BOOT0 pin PH3	nSWBOOT0 FLASH_ OPTR[26]	Boot address option-byte selection	Boot area	ST programmed default value
-	0	1	NSBOOTADD0[24:0]	Boot address defined by user option bytes NSBOOTADD0[24:0]	Flash: 0x0800 0000
-	1	1	NSBOOTADD1[24:0]	Boot address defined by user option bytes NSBOOTADD1[24:0]	Bootloader: 0x0BF9 0000
1	-	0	NSBOOTADD0[24:0]	Boot address defined by user option bytes NSBOOTADD0[24:0]	Flash: 0x0800 0000
0	-	0	NSBOOTADD1[24:0]	Boot address defined by user option bytes NSBOOTADD1[24:0]	Bootloader: 0x0BF9 0000

When TrustZone is enabled by setting the TZEN option bit, the boot space must be in the secure area. The SECBOOTADD0[24:0] option bytes are used to select the boot secure memory address.

A unique boot entry option can be selected by setting the BOOT_LOCK option bit, allowing to boot always at the address selected by SECBOOTADD0[24:0] option bytes. All other boot options are ignored.

Table 7. Boot modes when TrustZone is enabled (TZEN = 1)

BOOT_LOCK	nBOOT0 FLASH_ OPTR[27]	BOOT0 pin PH3	nSWBOOT0 FLASH_ OPTR[26]	RSS com- mand	Boot address option-bytes selection	Boot area	ST pro- grammed default value
0	-	0	1	0	SECBOOTADD0 [24:0]	Secure boot address defined by user option bytes SECBOOTADD0[24:0]	Flash: 0x0C00 0000
	-	1	1	0	N/A	RSS	RSS: 0x0FF8 0000
	1	-	0	0	SECBOOTADD0 [24:0]	Secure boot address defined by user option bytes SECBOOTADD0[24:0]	Flash: 0x0C00 0000
	0	-	0	0	N/A	RSS	RSS: 0x0FF8 0000
	-	-	-	≠0	N/A	RSS	RSS: 0x0FF8 0000
1	-	-	-	-	SECBOOTADD0 [24:0]	Secure boot address defined by user option bytes SECBOOTADD0[24:0]	Flash: 0x0C00 0000

The boot address option bytes allow any boot memory address to be programmed. However, the allowed address space depends on the Flash memory RDP level.

If the programmed boot memory address is out of the allowed memory mapped area when RDP level is 0.5 or more, the default boot address is forced either in secure Flash memory or non-secure Flash memory, depending on TrustZone security option as described in the table below.

Table 8. Boot space versus RDP protection

RDP	TZEN = 1	TZEN = 0
0	Any boot address	Any boot address
0.5	Boot address only in RSS or secure Flash memory: 0x0C00 0000 - 0x0C1F FFFF Otherwise, forced boot address is 0x0FF8 0000.	N/A
1		Any boot address
2		Boot address only in Flash memory 0x0800 0000 - 0x081F FFFF Otherwise, forced boot address is 0x0800 0000.

3.8 Global TrustZone controller (GTZC)

GTZC is used to configure TrustZone and privileged attributes within the full system.

The GTZC includes three different sub-blocks:

- **TZSC: TrustZone security controller**
This sub-block defines the secure/privilege state of slave/master peripherals. It also controls the non-secure area size for the watermark memory peripheral controller (MPCWM). The TZSC block informs some peripherals (such as RCC or GPIOs) about the secure status of each securable peripheral, by sharing with RCC and I/O logic.
- **TZIC: TrustZone illegal access controller**
This sub-block gathers all security illegal access events in the system and generates a secure interrupt towards NVIC.
- **MPCBB: MPCBB: block-based memory protection controller**
This sub-block controls secure states of all memory blocks (512-byte pages) of the associated SRAM. This peripheral aims at configuring the internal RAM in a TrustZone system product having segmented SRAM with programmable-security and privileged attributes.

The GTZC main features are:

- Three independent 32-bit AHB interfaces for TZSC, TZIC and MPCBB
- Secure and non-secure access supported for privileged/unprivileged part of TZSC
- Set of registers to define product security settings:
 - Secure/privilege regions for external memories
 - Secure/privilege access mode for securable peripherals
 - Secure/privilege access mode for securable legacy masters

3.9 Power supply management

The PWR (power controller) main features are:

- Power supplies and supply domains
 - Core domain (V_{CORE})
 - V_{DD} domain
 - Backup domain (V_{BAT})
 - Analog domain (V_{DDA})
 - SMPS power stage (V_{DDSMPS} , available only on SMPS packages)
 - V_{DDIO2} domain
 - V_{DDUSB} for USB transceiver
- System supply voltage regulation
 - SMPS step down converter
 - Voltage regulator (LDO)
- Power supply supervision
 - BOR monitor
 - PVD monitor
 - PVM monitor (V_{DDA} , V_{DDUSB} , V_{DDIO2})

- Power management
 - Operating modes
 - Voltage scaling control
 - Low-power modes
- V_{BAT} battery charging
- TrustZone security and privileged protection

3.9.1 Power supply schemes

The devices require a 1.71 V to 3.6 V V_{DD} operating voltage supply. Several independent supplies can be provided for specific peripherals:

- $V_{DD} = 1.71 \text{ V to } 3.6 \text{ V}$ (functionality guaranteed down to V_{BORx} min value)
 V_{DD} is the external power supply for the I/Os, the internal regulator and the system analog such as reset, power management and internal clocks. It is provided externally through the VDD pins.
- $V_{DDA} = 1.58 \text{ V (COMPs) / } 1.6 \text{ V (DACs, OPAMPs) / } 1.62 \text{ V (ADCs) / } 1.8 \text{ V (VREFBUF) to } 3.6 \text{ V}$
 V_{DDA} is the external analog power supply for ADCs, DACs, voltage reference buffer, operational amplifiers and comparators. The V_{DDA} voltage level is independent from the V_{DD} voltage and must be connected to VDD or VSS pin (preferably to VDD) when these peripherals are not used.
- $V_{DDSMPS} = 1.71 \text{ V to } 3.6 \text{ V}$
 V_{DDSMPS} is the external power supply for the SMPS step down converter. It is provided externally through VDDSMPS supply pin and must be connected to the same supply than VDD.
- V_{LXSMPS} is the switched SMPS step down converter output.

Note: The SMPS power supply pins are available only on a specific package with SMPS step down converter option.

- $V_{DDUSB} = 3.0 \text{ V to } 3.6 \text{ V}$
 V_{DDUSB} is the external independent power supply for USB transceivers. V_{DDUSB} voltage level is independent from the V_{DD} voltage and must be connected to VDD or VSS pin (preferably to VDD) when the USB is not used.
- $V_{DDIO2} = 1.08 \text{ V to } 3.6 \text{ V}$
 V_{DDIO2} is the external power supply for 14 I/Os (port G[15:2]). The V_{DDIO2} voltage level is independent from the V_{DD} voltage and must be connected to VDD or VSS pin (preferably to VDD) when PG[15:2] are not used.
- $V_{BAT} = 1.65 \text{ V to } 3.6 \text{ V}$ (functionality guaranteed down to V_{BOR_VBAT} min value)
 V_{BAT} is the power supply for RTC, TAMP, external and internal clocks 32 kHz oscillators, and backup registers (through power switch) when V_{DD} is not present.
- V_{REF-}, V_{REF+}
 V_{REF+} is the input reference voltage for ADCs and DACs. It is also the output of the internal voltage reference buffer when enabled.
 V_{REF+} can be grounded when ADC and DAC are not active.
 The internal voltage reference buffer supports four outputs:
 - V_{REF+} around 1.5 V. This requires $V_{DDA} \geq 1.8 \text{ V}$.
 - V_{REF+} around 1.8 V. This requires $V_{DDA} \geq 2.1 \text{ V}$.

- V_{REF+} around 2.048 V. This requires $V_{DDA} \geq 2.4$ V.
- V_{REF+} around 2.5 V. This requires $V_{DDA} \geq 2.8$ V.

V_{REF-} and V_{REF+} pins are not available on all packages. When not available, they are bonded to V_{SSA} and V_{DDA} , respectively.

When the V_{REF+} is double-bonded with V_{DDA} in a package, the internal voltage reference buffer is not available and must be kept disabled.

V_{REF-} must always be equal to V_{SSA} .

The STM32U585xx devices embed two regulators: one LDO and one SMPS in parallel to provide the V_{CORE} supply for digital peripherals, SRAM1, SRAM2, SRAM3 and SRAM4 and embedded Flash memory. The SMPS generates this voltage on V_{DD11} (two pins), with a total external capacitor of 4.7 μ F typical. SMPS requires an external coil of 2.2 μ H typical. The LDO generates this voltage on V_{CAP} pin connected to an external capacitor of 4.7 μ F typical.

Both regulators can provide four different voltages (voltage scaling) and can operate in Stop modes.

It is possible to switch from SMPS to LDO and from LDO to SMPS on-the-fly.

Figure 2. STM32U585xQ power supply overview (with SMPS)






Figure 3. STM32U585xx power supply overview (without SMPS)



During power-up and power-down phases, the following power sequence requirements must be respected:

- When V_{DD} is below 1 V, other power supplies (V_{DDA} , V_{DDIO2} , V_{DDUSB}) must remain below $V_{DD} + 300$ mV.
- When V_{DD} is above 1 V, all power supplies are independent.
- During the power-down phase, V_{DD} can temporarily become lower than other supplies only if the energy provided to the MCU remains below 1 mJ. This allows external decoupling capacitors to be discharged with different time constants during the power-down transient phase.

Figure 4. Power-up /down sequence



1. V_{DDX} refers to any power supply among V_{DDA} , V_{DDUSB} , and V_{DDIO2} .

3.9.2 Power supply supervisor

The devices have an integrated ultra-low-power BOR (Brownout reset) active in all modes (except for Shutdown mode). The BOR ensures proper operation of the device after power on and during power down. The device remains in reset mode when the monitored supply voltage V_{DD} is below a specified threshold, without the need for an external reset circuit.

The lowest BOR level is 1.71 V at power on, and other higher thresholds can be selected through option bytes. The devices feature an embedded PVD (programmable voltage detector) that monitors the V_{DD} power supply and compares it to the V_{PVD} threshold.

An interrupt can be generated when V_{DD} drops below and/or rises above the V_{PVD} threshold. The interrupt service routine can then generate a warning message and/or put the MCU into a safe state. The PVD is enabled by software.

In addition, the devices embed a peripheral voltage monitor that compares the independent supply voltages V_{DDA} , V_{DDUSB} and V_{DDIO2} to ensure that the peripheral is in its functional supply range.

The devices support dynamic voltage scaling to optimize its power consumption in Run mode. The voltage from the main regulator that supplies the logic (V_{CORE}) can be adjusted according to the system's maximum operating frequency.

The main regulator operates in the following ranges:

- Range 1 ($V_{CORE} = 1.2$ V) with CPU and peripherals running at up to 160 MHz
- Range 2 ($V_{CORE} = 1.1$ V) with CPU and peripherals running at up to 110 MHz
- Range 3 ($V_{CORE} = 1.0$ V) with CPU and peripherals running at up to 55 MHz
- Range 4 ($V_{CORE} = 0.9$ V) with CPU and peripherals running at up to 25 MHz

Low-power modes

The ultra-low-power STM32U585xx devices support seven low-power modes to achieve the best compromise between low-power consumption, short startup time, available peripherals and available wakeup sources.

The table below details the related low-power modes.

Table 9. STM32U585xx mode overview

Mode	Regulator ⁽¹⁾	CPU	Flash	SRAM	Clocks	DMA and peripherals ⁽²⁾	Wakeup source
Run	Range 1	Yes	ON ⁽³⁾	ON	Any	All	N/A
	Range 2						
	Range 3						
	Range 4					All except OTG_FS and UCPD	
Sleep	Range 1	No	ON	ON ⁽⁴⁾	Any	All	Any interrupt or event
	Range 2						
	Range 3						
	Range 4					All except OTG_FS, and UCPD	
Stop 0	Range 1					BOR, PVD, PVM, RTC, TAMP, IWDG, TEMP (temp. sensor), VREFBUF, ADC4 ⁽⁷⁾ , DAC1 (2 channels) ⁽⁸⁾ , COMPx (x = 1, 2), OPAMPx (x = 1, 2), USARTx (x = 1...5) ⁽⁹⁾ , LPUART1, SPIx (x = 1...3) ⁽¹⁰⁾ , I2Cx (x = 1...4) ⁽¹¹⁾ , LPTIMx (x = 1...4) ⁽¹²⁾ , MDF1 ⁽¹³⁾ , ADF1, GPIO, LPGPIO, GPDMA1 ⁽¹⁴⁾ , LPDMA1	Reset pin, all I/Os, BOR, PVD, PVM, RTC, TAMP, IWDG, TEMP, ADC4, DAC1 (2 channels), COMPx (x = 1, 2), USARTx (x = 1...5), LPUART1, SPIx (x = 1...3), I2Cx (x = 1...4), LPTIMx (x = 1...4), MDF1, ADF1, GPDMA1, LPDMA1, OTG_FS, UCPD
	Range 2						
	Range 3						
	Range 4						
Stop 1	LPR	No	OFF	ON ⁽⁵⁾	LSE LSI ⁽⁶⁾	All other peripherals are frozen.	

Table 9. STM32U585xx mode overview (continued)

Mode	Regulator ⁽¹⁾	CPU	Flash	SRAM	Clocks	DMA and peripherals ⁽²⁾	Wakeup source
Stop 2	LPR	No	OFF	ON ⁽⁵⁾	LSE LSI	BOR, PVD, PVM, RTC, TAMP, IWDG, TEMP, VREFBUF, ADC4, DAC1 (2 channels), COMPx (x = 1, 2), OPAMPx (x = 1, 2), LPUART1, SPI3, I2C3, LPTIMx (x = 1, 3, 4), ADF1, LPGPIO, LPDMA1 All other peripherals are frozen.	Reset pin, all I/Os, BOR, PVD, PVM, RTC, TAMP, IWDG, TEMP, ADC4, COMPx (x = 1, 2), LPUART1, SPI3, I2C3, LPTIMx (x = 1,3,4), ADF1, LPDMA1
Stop 3	LPR	No	OFF	ON ⁽⁵⁾	LSE LSI	BOR, RTC, TAMP, IWDG, DAC1 (2 static channels), OPAMPx (x = 1, 2) All other peripherals are frozen. I/O configuration can be floating, pull-up or pull-down.	Reset pin, 24 I/Os (WKUPx), BOR, RTC, TAMP, IWDG
Standby	LPR	Powered off	OFF	64-, 56- or 8-Kbyte SRAM2 2-Kbyte BKPSRAM ⁽⁵⁾ all other SRAMs powered off	LSE LSI	BOR, RTC, TAMP, IWDG All other peripherals are powered off. I/O configuration can be floating, pull-up or pull-down.	Reset pin, 24 I/Os (WKUPx), BOR, RTC, TAMP, IWDG
	OFF			Powered off			
Shutdown	OFF	Powered off	OFF	Powered off	LSE	RTC, TAMP All other peripherals are powered off. I/O configuration can be floating, pull-up or pull-down ⁽¹⁵⁾ .	Reset pin, 24 I/Os (WKUPx), RTC, TAMP

1. LPR means that the main regulator is OFF and the low-power regulator is ON.
2. All peripherals can be active or clock gated to save power consumption.
3. The Flash memory can be put in power-down and its clock can be gated off when executing from SRAM. One bank can also be put in power-down mode.
4. The SRAM1, SRAM2, SRAM3, SRAM4 and BKPSRAM clocks can be gated on or off independently.
5. The SRAM can be individually powered off to save power consumption.
6. MSI and HSI16 can be temporary enabled upon peripheral request, for autonomous functions with DMA or wakeup from Stop event detections.
7. The ADC4 conversion is functional and autonomous with DMA in Stop mode, and can generate a wakeup interrupt on conversion events.
8. DAC1 is the digital-to-analog (D/A) converter controller instance name. This instance controls two D/A converters also called "two channels". The DAC conversions are functional and autonomous with DMA in Stop mode.
9. U(S)ART and LPUART transmission and reception is functional and autonomous with DMA in Stop mode, and can generate a wakeup interrupt on transfer events.
10. SPI transmission and reception is functional and autonomous with DMA in Stop mode, and can generate a wakeup interrupt on transfer events.
11. I2C transmission and reception is functional and autonomous with DMA in Stop mode, and can generate a wakeup interrupt on transfer events.
12. LPTIM is functional and autonomous with DMA in Stop mode, and can generate a wakeup interrupt on all events.
13. MDF and ADF are functional and autonomous with DMA in Stop mode, and can generate a wakeup interrupt on events.
14. GPDMA and LPDMA are functional and autonomous in Stop mode, and can generate a wakeup interrupt on events.
15. I/Os can be configured with internal pull-up, pull-down or floating in Shutdown mode but the configuration is lost when exiting the Shutdown mode.

By default, the microcontroller is in Run mode after a system or a power reset. It is up to the user to select one of the low-power modes described below:

- **Sleep mode**

In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs.

- **Stop 0, Stop 1, Stop 2 and Stop 3 modes**

Stop mode achieves the lowest power consumption while retaining the content of SRAM and registers. All clocks in the V_{CORE} domain are stopped, the PLL, the MSI, the HSI16, the HSI48 and the HSE crystal oscillators are disabled. The LSE or LSI is still running.

The RTC can remain active (Stop mode with RTC, Stop mode without RTC).

Some peripherals are autonomous and can operate in Stop mode by requesting their kernel clock and their bus (APB or AHB) when needed, in order to transfer data with DMA (GPDMA1 in Stop 0 and Stop 1 modes, LPDMA1 in Stop 0, Stop 1 and Stop 2 modes). Refer to [Low-power background autonomous mode \(LPBAM\)](#) for more details. LPBAM is not supported in Stop 3 mode.

In Stop 2 and Stop 3 modes, most of the V_{CORE} domain is put in a lower leakage mode. Stop 0 and Stop 1 modes offer the largest number of active peripherals and wakeup sources, a smaller wakeup time but a higher consumption than Stop 2 mode.

In Stop 0 mode, the main regulator remains ON, allowing a very fast wakeup time but with much higher consumption.

Stop 3 is the lowest power mode with full retention, but the functional peripherals and sources of wakeup are reduced to the same ones than in Standby mode.

The system clock when exiting from Stop 0, Stop 1 or Stop 2 mode can be either MSI up to 24 MHz or HSI16, depending on software configuration.

- **Standby mode**

The Standby mode is used to achieve the lowest power consumption with BOR. The internal regulator is switched off so that the V_{CORE} domain is powered off. The PLL, the MSI, the HSI16, the HSI48 and the HSE crystal oscillators are also switched off.

The RTC can remain active (Standby mode with RTC, Standby mode without RTC).

The BOR always remains active in Standby mode.

The state of each I/O during Standby mode can be selected by software: I/O with internal pull-up, internal pull-down or floating.

After entering Standby mode, SRAMs and register contents are lost except for registers and backup SRAM in the Backup domain and Standby circuitry. Optionally, the full SRAM2 or 8 Kbytes or 56 Kbytes can be retained in Standby mode, supplied by the low-power regulator (Standby with SRAM2 retention mode).

The BOR can be configured in ultra-low-power mode to further reduce power consumption during Standby mode.

The device exits Standby mode when an external reset (NRST pin), an IWDG reset, WKUP pin event (configurable rising or falling edge), an RTC event occurs (alarm, periodic wakeup, timestamp), or a tamper detection. The tamper detection can be raised either due to external pins or due to an internal failure detection.

The system clock after wakeup is MSI up to 4 MHz.

- **Shutdown mode**

The lowest power consumption is achieved in Shutdown mode. The internal regulator is switched off so that the V_{CORE} domain is powered off. The PLL, the HSI16, the HSI48, the MSI, the LSI and the HSE oscillators are also switched off.

The RTC can remain active (Shutdown mode with RTC, Shutdown mode without RTC).

The BOR is not available in Shutdown mode. No power voltage monitoring is possible in this mode, therefore the switch to Backup domain is not supported (V_{BAT}).

SRAMs and register contents are lost except for registers in the Backup domain.

The device exits Shutdown mode when an external reset (NRST pin), a WKUP pin event (configurable rising or falling edge), or an RTC event occurs (alarm, periodic wakeup, timestamp), or a tamper detection.

The system clock after wakeup is MSI at 4 MHz.

Low-power background autonomous mode (LPBAM)

The ultra-low-power STM32U585xx devices support LPBAM (low-power background autonomous mode) that allows peripherals to be functional and autonomous in Stop mode (Stop 0, Stop 1 and Stop 2 modes), so without any software running.

In Stop 0 and Stop 1 modes, the autonomous peripherals are the following: ADC4, DAC1, LPTIMx (x = 1 to 4), USARTx (x = 1 to 5), LPUART1, SPIx (x = 1 to 3), I2Cx (x = 1 to 4), MDF1, ADF1, GPDMA1 and LPDMA1. In these modes, SRAM1, SRAM2, SRAM3 and SRAM4 can be accessed by the GPDMA1, and SRAM4 can be accessed by the LPDMA1.

In Stop 2 mode, the autonomous peripherals are the following: ADC4, DAC1, LPTIM1, LPTIM3, LPTIM4, LPUART1, SPI3, I2C3, ADF1 and LPDMA1. In this mode, the SRAM4 can be accessed by the LPDMA1.

Those peripherals support the features detailed below:

- Functionality in Stop mode thanks to its own independent clock (named kernel clock) request capability: the peripheral kernel clock is automatically switched on when requested by a peripheral, and automatically switched off when no peripheral requests it.
- DMA transfers supported in Stop mode thanks to system clock request capability: the system clock (MSI or HSI16) automatically switched on when requested by a peripheral, and automatically switched off when no peripheral requests it. When the system clock is requested by an autonomous peripheral, the system clock is woken up and distributed to all peripherals enabled in the RCC. This allows the DMA to access the enabled SRAM, and any enabled peripheral register (for instance GPIO or LPGPIO registers).
- Automatic start of the peripheral thanks to hardware synchronous or asynchronous triggers (such as I/Os edge detection and low-power timer event).
- Wakeup from Stop mode with peripheral interrupt.

The GPDMA and LPDMA are fully functional and the linked-list is updated in Stop mode, allowing the different DMA transfers to be linked without any CPU wakeup. This can be used to chain different peripherals transfers, or to write peripherals registers in order to change their configuration while remaining in Stop mode.

The DMA transfers from memory to memory can be started by hardware synchronous or asynchronous triggers, and the DMA transfers between peripherals and memories can also be gated by those triggers.

Here below some use-cases that can be done while remaining in Stop mode:

- A/D or D/A conversion triggered by a low-power timer (or any other trigger)
 - wakeup from Stop mode on analog watchdog if the A/D conversion result is out of programmed thresholds
 - wakeup from Stop mode on DMA buffer event
- Audio digital filter data transfer into SRAM
 - wakeup from Stop on sound-activity detection
- I²C slave reception or transmission, SPI reception, UART/LPUART reception
 - wakeup at the end of peripheral transfer or on DMA buffer event
- I²C master transfer, SPI transmission, UART/LPUART transmission, triggered by a low-power timer (or any other trigger):
 - example: sensor periodic read
 - wakeup at the end of peripheral transfer or on DMA buffer event
- Bridges between peripherals
 - example: ADC converted data transferred by communication peripherals
- Data transfer from/to GPIO/LPGPIO to/from SRAM for:
 - controlling external components
 - implementing data transmission and reception protocols

Table 10. Functionalities depending on the working mode⁽¹⁾

Peripheral	Run	Sleep	Stop 0/1		Stop 2		Stop 3		Standby		Shutdown		V _{BAT}
			-	Wakeup capability	-	Wakeup capability	-	Wakeup capability	-	Wakeup capability	-	Wakeup capability	
CPU	Y	-	-	-	-	-	-	-	-	-	-	-	-
Flash memory (2 Mbytes)	O ⁽²⁾	O ⁽²⁾	-	-	-	-	-	-	-	-	-	-	-
SRAM1 (192 Kbytes)	Y ⁽³⁾⁽⁴⁾	Y ⁽³⁾⁽⁴⁾	O ⁽⁷⁾	-	O ⁽⁷⁾	-	O ⁽⁷⁾	-	-	-	-	-	-
SRAM2 (64 Kbytes)	Y ⁽³⁾⁽⁴⁾	Y ⁽³⁾⁽⁴⁾	O ⁽⁷⁾	O ⁽⁵⁾	O ⁽⁷⁾	-	O ⁽⁷⁾	-	O ⁽⁶⁾	-	-	-	-
SRAM3 (512 Kbytes)	Y ⁽³⁾⁽⁴⁾	Y ⁽³⁾⁽⁴⁾	O ⁽⁷⁾	O ⁽⁵⁾	O ⁽⁷⁾	-	O ⁽⁷⁾	-	-	-	-	-	-
SRAM4 (16 Kbytes)	Y ⁽³⁾⁽⁴⁾	Y ⁽³⁾⁽⁴⁾	O ⁽⁷⁾	-	O ⁽⁷⁾	-	O ⁽⁷⁾	-	-	-	-	-	-
BKPSRAM	O ⁽⁴⁾	O ⁽⁴⁾	O	O ⁽⁵⁾	O	-	O	-	O	-	-	-	O
FSMC	O	O	-	-	-	-	-	-	-	-	-	-	-
OCTOSPIx (x = 1,2)	O	O	-	-	-	-	-	-	-	-	-	-	-
Backup registers	Y	Y	Y	-	Y	-	Y	-	Y	-	Y	-	Y
BOR (Brownout reset)	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	-	-	-
PVD (programmable voltage detector)	O	O	O	O	O	O	-	-	-	-	-	-	-
Peripheral voltage monitor	O	O	O	O	O	O	-	-	-	-	-	-	-
GPDMA1	O	O	O	O ⁽⁸⁾	-	-	-	-	-	-	-	-	-
LPDMA1	O	O	O	O ⁽⁹⁾	O	O ⁽⁹⁾	-	-	-	-	-	-	-
DMA2D	O	O											
HSI16 (high-speed internal)	O	O	(10)	-	(10)	-	-	-	-	-	-	-	-
HSI48 oscillator	O	O	-	-	-	-	-	-	-	-	-	-	-
HSE (high-speed external)	O	O	-	-	-	-	-	-	-	-	-	-	-
LSI (low-speed internal)	O	O	O	-	O	-	O	-	O	-	-	-	O
LSE (low-speed external)	O	O	O	-	O	-	O	-	O	-	O	-	O
MSIS and MSIK (multi-speed internal)	O	O	(10)	-	(10)	-	-	-	-	-	-	-	-
CSS (clock security system)	O	O	-	-	-	-	-	-	-	-	-	-	-
Clock security system on LSE	O	O	O	O	O	O	O	O	O	O	O	O	O

Table 10. Functionalities depending on the working mode⁽¹⁾ (continued)

Peripheral	Run	Sleep	Stop 0/1		Stop 2		Stop 3		Standby		Shutdown		V _{BAT}
			-	Wakeup capability	-	Wakeup capability	-	Wakeup capability	-	Wakeup capability	-	Wakeup capability	
Backup domain voltage and temperature monitoring	O	O	O	O	O	O	O	O	O	O	O	O	O
RTC/TAMP	O	O	O	O	O	O	O	O	O	O	O	O	O
Number of RTC tamper pins	8	8	8	O	8	O	8	O	8	O	8	O	8
OTG_FS, UCPD	O ⁽¹¹⁾	O ⁽¹¹⁾	-	O	-	-	-	-	-	-	-	-	-
USARTx (x = 1,2,3,4,5)	O	O	O ⁽¹²⁾	O ⁽¹²⁾	-	-	-	-	-	-	-	-	-
Low-power UART (LPUART1)	O	O	O ⁽¹²⁾	O ⁽¹²⁾	O ⁽¹²⁾	O ⁽¹²⁾	-	-	-	-	-	-	-
I2Cx (x = 1,2,4)	O	O	O ⁽¹³⁾	O ⁽¹³⁾	-	-	-	-	-	-	-	-	-
I2C3	O	O	O ⁽¹³⁾	O ⁽¹³⁾	O ⁽¹³⁾	O ⁽¹³⁾	-	-	-	-	-	-	-
SPIx (x = 1,2)	O	O	O ⁽¹⁴⁾	O ⁽¹⁴⁾	-	-	-	-	-	-	-	-	-
SPI3	O	O	O ⁽¹⁴⁾	O ⁽¹⁴⁾	O ⁽¹⁴⁾	O ⁽¹⁴⁾							
FDCAN1	O	O	-	-	-	-	-	-	-	-	-	-	-
SDMMCx (x = 1,2)	O	O	-	-	-	-	-	-	-	-	-	-	-
SAIx (x = 1,2)	O	O	-	-	-	-	-	-	-	-	-	-	-
ADC1	O	O	-	-	-	-	-	-	-	-	-	-	-
ADC4	O	O	O ⁽¹⁵⁾	O ⁽¹⁵⁾	O ⁽¹⁵⁾	O ⁽¹⁵⁾	-	-	-	-	-	-	-
DAC1 (2 converters)	O	O	O	-	O	-	-	-	-	-	-	-	-
VREFBUF	O	O	O	-	O	-	-	-	-	-	-	-	-
OPAMPx (x = 1,2)	O	O	O	-	O	-	-	-	-	-	-	-	-
COMPx (x = 1,2)	O	O	O	O	O	O	-	-	-	-	-	-	-
Temperature sensor	O	O	O	-	O	-	-	-	-	-	-	-	-
Timers (TIMx)	O	O	-	-	-	-	-	-	-	-	-	-	-
LPTIMx (x = 1,3,4)	O	O	O ⁽¹⁶⁾	O ⁽¹⁶⁾	O ⁽¹⁶⁾	O ⁽¹⁶⁾	-	-	-	-	-	-	-
LPTIM2	O	O	O ⁽¹⁶⁾	O ⁽¹⁶⁾	-	-	-	-	-	-	-	-	-
IWDG (independent watchdog)	O	O	O	O	O	O	O	O ⁽¹⁷⁾	O	O ⁽¹⁷⁾	-	-	-
WWDG (window watchdog)	O	O	-	-	-	-	-	-	-	-	-	-	-

Table 10. Functionalities depending on the working mode⁽¹⁾ (continued)

Peripheral	Run	Sleep	Stop 0/1		Stop 2		Stop 3		Standby		Shutdown		V _{BAT}
			-	Wakeup capability	-	Wakeup capability	-	Wakeup capability	-	Wakeup capability	-	Wakeup capability	
SysTick timer	O	O	-	-	-	-	-	-	-	-	-	-	-
MDF1 (multi-function digital filter)	O	O	O ⁽¹⁸⁾	O ⁽¹⁸⁾	-	-	-	-	-	-	-	-	-
ADF1 (audio digital filter)	O	O	O ⁽¹⁸⁾	O ⁽¹⁸⁾	O ⁽¹⁸⁾	O ⁽¹⁸⁾	-	-	-	-	-	-	-
DCMI (digital camera interface)	O	O	-	-	-	-	-	-	-	-	-	-	-
PSSI (paral. synch. slave interface)	O	O	-	-	-	-	-	-	-	-	-	-	-
CORDIC coprocessor	O	O	-	-	-	-	-	-	-	-	-	-	-
FMAC (filter mathematical accelerator)	O	O	-	-	-	-	-	-	-	-	-	-	-
TSC (touch sensing controller)	O	O	-	-	-	-	-	-	-	-	-	-	-
RNG (true random number generator)	O	O	-	-	-	-	-	-	-	-	-	-	-
AES and secure AES	O	O	-	-	-	-	-	-	-	-	-	-	-
PKA (public key accelerator)	O	O	-	-	-	-	-	-	-	-	-	-	-
OTFDEC (on-the-fly decryption)	O	O	-	-	-	-	-	-	-	-	-	-	-
HASH accelerator	O	O	-	-	-	-	-	-	-	-	-	-	-
CRC calculation unit	O	O	-	-	-	-	-	-	-	-	-	-	-
GPIOs	O	O	O	O	O	O	- ⁽¹⁹⁾	24 pins	- ⁽¹⁹⁾	24 pins	- ⁽²⁰⁾	24 pins	-

1. Y = yes (enabled). O = optional (disabled by default, can be enabled by software). - = not available.
Gray cells highlight the wakeup capability in each mode.
2. The Flash memory can be configured in power-down mode. By default, it is not in power-down mode.
3. The SRAMs can be powered on or off independently.
4. The SRAM clock can be gated on or off independently.
5. ECC error interrupt or NMI wakeup from Stop mode.
6. 8-Kbyte, 56-Kbyte or full SRAM2 content can be preserved.
7. Sub-blocks or full SRAM1 and SRAM3, full SRAM2 and SRAM4 can be powered-off to save power consumption. SRAM1, SRAM2, SRAM3 and SRAM4 can be accessed by GPDMA1 in Stop 0 and Stop 1 modes. SRAM4 can be accessed by LPDMA1 in Stop 0, Stop 1 and Stop 2 modes.
8. GPDMA transfers are functional and autonomous in Stop mode, and generates a wakeup interrupt on transfer events.
9. LPDMA transfers are functional and autonomous in Stop mode, and generates a wakeup interrupt on transfer events.

10. Some peripherals with autonomous mode and wakeup from Stop capability can request HSI16, MSIS or MSIK to be enabled. In this case, the oscillator is woken up by the peripheral, and is automatically put off when no peripheral needs it.
11. OTG_FS is functional in voltage scaling range 1, 2 and 3.
12. USART and LPUART reception and transmission are functional and autonomous in Stop mode in asynchronous and in SPI master modes, and generate a wakeup interrupt on transfer events.
13. I²C reception and transmission are functional and autonomous in Stop mode, and generate a wakeup interrupt on transfer events.
14. SPI reception and transmission are functional and autonomous in Stop mode, and generate a wakeup interrupt on transfer events.
15. A/D conversion is functional and autonomous in Stop mode, and generates a wakeup interrupt on conversion events.
16. LPTIM is functional and autonomous in Stop mode, and generates a wakeup interrupt on events.
17. Only IWDG reset can exit the device from Stop 3 and Standby modes. Wakeup with IWDG interrupt is not supported.
18. MDF and ADF are functional and autonomous in Stop mode, and generate a wakeup interrupt on events.
19. I/Os can be configured with internal pull-up, pull-down or floating in Stop 3 and Standby modes.
20. I/Os can be configured with internal pull-up, pull-down or floating in Shutdown mode but the configuration is lost when exiting the Shutdown mode.

3.9.3 Reset mode

In order to improve the consumption under reset, the I/O state under and after reset is “analog state” (the I/O Schmitt trigger is disabled). In addition, the internal reset pull-up is deactivated when the reset source is internal.

3.9.4 VBAT operation

The VBAT pin allows the device V_{BAT} domain to be powered from an external battery or an external super-capacitor.

The VBAT pin supplies the RTC with LSE, anti-tamper detection (TAMP), backup registers and 2-Kbyte backup SRAM. Eight anti-tamper detection pins are available in V_{BAT} mode.

The VBAT operation is automatically activated when V_{DD} is not present. An internal V_{BAT} battery charging circuit is embedded and can be activated when V_{DD} is present.

Note: When the microcontroller is supplied from V_{BAT} , neither external interrupts nor RTC alarm/events exit the microcontroller from the V_{BAT} operation.

3.9.5 PWR TrustZone security

When the TrustZone security is activated by the TZEN option bit, the PWR is switched in TrustZone security mode.

The PWR TrustZone security secures the following configuration:

- low-power mode
- WKUP (wakeup) pins
- voltage detection and monitoring
- V_{BAT} mode

Some of the PWR configuration bits security is defined by the security of other peripherals:

- The VOS (voltage scaling) configuration is secure when the system clock selection is secure in RCC.
- The I/O pull-up/pull-down in Standby mode configuration is secure when the corresponding GPIO is secure.

3.10 Peripheral interconnect matrix

Several peripherals have direct connections between them, that allow autonomous communication between them and support the saving of CPU resources (thus power supply consumption). In addition, these hardware connections allow fast and predictable latency.

Depending on the peripherals, these interconnections can operate in Run, Sleep, Low-power Run and Sleep, Stop 0, Stop 1 and Stop 2 modes.

3.11 Reset and clock controller (RCC)

The RCC (reset and clock control) manages the different reset types, and generates all clocks for the bus and peripherals.


The RCC distributes the clocks coming from the different oscillators to the core and to the peripherals. It also manages the clock gating for low-power modes and ensures the clock robustness. It features:

- Clock prescaler: in order to get the best trade-off between speed and current consumption, the clock frequency to the CPU and peripherals can be adjusted by a programmable prescaler.
- Clock security system: clock sources can be changed safely on-the-fly in Run mode through a configuration register.
- Clock management: in order to reduce the power consumption, the clock controller can stop the clock to the core, individual peripherals or memory.
- System clock source: four different clock sources can be used to drive the master clock SYSCLK:
 - HSE (4 to 50 MHz high-speed external crystal or ceramic resonator) that can supply a PLL. The HSE can also be configured in bypass mode for an external clock.
 - HSI16 (16 MHz high-speed internal RC oscillator) trimmable by software, that can supply a PLL.
 - MSI (multispeed internal RC oscillator) trimmable by software, that can generate 16 frequencies from 100 kHz to 48 MHz. When a 32.768 kHz clock source is available in the system (LSE), the MSI frequency can be automatically trimmed by hardware to reach better than $\pm 0.25\%$ accuracy. In this mode the MSI can feed the USB device, saving the need of an external high-speed crystal (HSE). The MSI can supply a PLL.
 - System PLL that can be fed by HSE, HSI16 or MSI, with a maximum frequency at 160 MHz.
- HSI48 (RC48 with clock recovery system) internal 48 MHz clock source that can be used to drive the USB, the SDMMC or the RNG peripherals. This clock can be output on the MCO.
- UCPD kernel clock, derived from HSI16 clock. The HSI16 RC oscillator must be enabled prior to the UCPD kernel clock use.

- Auxiliary clock source: two ultra-low-power clock sources that can be used to drive the real-time clock:
 - LSE (32.768 kHz low-speed external crystal), supporting three drive capability modes. The LSE can also be configured in bypass mode for an external clock.
 - LSI (32 kHz low-speed internal RC), also used to drive the independent watchdog. The LSI clock accuracy is $\pm 5\%$ accuracy. The LSI clock can be divided by 128 to output a 250 Hz as source clock.
- Peripheral clock sources: several peripherals have their own independent clock whatever the system clock. Three PLLs, each having three independent outputs allowing the highest flexibility, can generate independent clocks for the ADC, USB, SDMMC, RNG, MDF, ADF, FDCAN1, OCTOSPIs and SAI.
- Startup clock: after reset, the microcontroller restarts by default with MSI. The prescaler ratio and clock source can be changed by the application program as soon as the code execution starts.
- CSS (clock security system): this feature can be enabled by software. If a HSE clock failure occurs, the master clock automatically switches to HSI16 and a software interrupt is generated if enabled. LSE failure can also be detected and generates an interrupt.
- Clock-out capability:
 - MCO (microcontroller clock output): it outputs one of the internal clocks for external use by the application.
 - LSCO (low-speed clock output): it outputs LSI or LSE in all low-power modes (except V_{BAT} mode).

Several prescalers allow AHB and APB frequencies configuration. The maximum frequency of the AHB and the APB clock domains is 160 MHz.

Figure 5. Clock tree



3.11.1 RCC TrustZone security

When the TrustZone security is activated by the TZEN option bit, the RCC is switched in TrustZone security mode.

The RCC TrustZone security secures some RCC system configuration and peripheral configuration clock from being read or modified by non-secure accesses: when a peripheral is secure, the related peripheral clock, reset, clock source selection and clock enable during low-power modes control bits are secure.

A peripheral is in secure state:

- when its corresponding SEC security bit is set in the TZSC (TrustZone security controller), for securable peripherals.
- when a security feature of this peripheral is enabled through its dedicated bits, for TrustZone-aware peripherals.

3.12 Clock recovery system (CRS)

The devices embed a special block that allows automatic trimming of the internal 48 MHz oscillator to guarantee its optimal accuracy over the whole device operational range. This automatic trimming is based on the external synchronization signal, that is either derived from USB SOF signalization, from LSE oscillator, from an external signal on CRS_SYNC pin or generated by user software. For faster lock-in during startup, automatic trimming and manual trimming action can be combined.

3.13 General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions.

After reset, all GPIOs are in analog mode to reduce power consumption.

The I/Os alternate function configuration can be locked if needed following a specific sequence in order to avoid spurious writing to the I/Os registers.

3.13.1 GPIOs TrustZone security

Each I/O pin of GPIO port can be individually configured as secure. When the selected I/O pin is configured as secure, its corresponding configuration bits for alternate function, mode selection, I/O data are secure against a non-secure access. The associated registers bit access is restricted to a secure software only. After reset, all GPIO ports are secure.

3.14 Low-power general-purpose inputs/outputs (LPGPIO)

The LPGPIO allows dynamic I/O control in Stop 2 mode thanks to LPDMA1. Up to 16 I/Os can be configured and controlled as input or output (open-drain or push-pull depending on GPIO configuration).

3.14.1 LPGPIO TrustZone security

Each I/O pin registers bit of the LPGPIO is configured as secure if the corresponding I/O is configured as secure in the GPIO.

3.15 Multi-AHB bus matrix

A 32-bit multi-AHB bus matrix interconnects all master (CPU, DMA2D, GPDMA1, SDMMC1, SDMMC2) and slave (Flash memory, RAM, FMC, OCTOSPIs, SRAMs, AHB and APB) peripherals. It also ensures a seamless and efficient operation even when several high-speed peripherals work simultaneously.

Another multi-AHB bus matrix interconnects two masters (previous AHB bus matrix slave port and LPDMA1) and all slaves that are functional in Stop 2 modes (SRAM4 and AHB/APB peripherals functional in Stop 2 mode).

3.16 System configuration controller (SYSCFG)

The STM32U585xx devices feature a set of configuration registers. The main purposes of the system configuration controller are the following:

- Managing robustness feature
- Configuring FPU interrupts
- Enabling/disabling the FMP high-drive mode of some I/Os and voltage booster for I/Os analog switches
- Managing the I/O compensation cell
- Configuring register security access

3.17 General purpose direct memory access controller (GPDMA)

The general purpose direct memory access (GPDMA) controller is a bus master and system peripheral.

The GPDMA is used to perform programmable data transfers between memory-mapped peripherals and/or memories via linked-lists, upon the control of an off-loaded CPU.

The GPDMA main features are:

- Dual bidirectional AHB master
- Memory-mapped data transfers from a source to a destination:
 - Peripheral-to-memory
 - Memory-to-peripheral
 - Memory-to-memory
 - Peripheral-to-peripheral
- Autonomous data transfers during Sleep and Stop modes
- Transfers arbitration based on a four-grade programmed priority at a channel level:
 - One high-priority traffic class, for time-sensitive channels (queue 3)
 - Three low-priority traffic classes, with a weighted round-robin allocation for non time-sensitive channels (queues 0, 1, 2)

- Per channel event generation, on any of the following events: transfer complete or half transfer complete or data transfer error or user setting error, and/or update linked-list item error or completed suspension
- Per channel interrupt generation, with separately programmed interrupt enable per event
- 16 concurrent DMA channels:
 - Per channel FIFO for queuing source and destination transfers
 - Intra-channel DMA transfers chaining via programmable linked-list into memory, supporting two execution modes: run-to-completion and link step mode
 - Intra-channel and inter-channel DMA transfers chaining via programmable DMA input triggers connection to DMA task completion events
- Per linked-list item within a channel:
 - Separately programmed source and destination transfers
 - Programmable data handling between source and destination: byte-based reordering, packing or unpacking, padding or truncation, sign extension and left/right realignment
 - Programmable number of data bytes to be transferred from the source, defining the block level
 - 12 channels with linear source and destination addressing: either fixed or contiguously incremented addressing, programmed at a block level, between successive single transfers
 - Four channels with 2D source and destination addressing: programmable signed address offsets between successive burst transfers (non-contiguous addressing within a block, combined with programmable signed address offsets between successive blocks, at a second 2D/repeated block level)
 - Support for scatter-gather (multi-buffer transfers), data interleaving and deinterleaving via 2D addressing
 - Programmable DMA request and trigger selection
 - Programmable DMA half-transfer and transfer complete events generation
 - Pointer to the next linked-list item and its data structure in memory, with automatic update of the DMA linked-list control registers
- Debug:
 - Channel suspend and resume support
 - Channel status reporting including FIFO level and event flags
- TrustZone support:
 - Support for secure and non-secure DMA transfers, independently at a first channel level, and independently at a source/destination and link sub-levels
 - Secure and non-secure interrupts reporting, resulting from any of the respectively secure and non-secure channels
 - TrustZone-aware AHB slave port, protecting any DMA secure resource (register, register field) from a non-secure access
- Privileged/unprivileged support:
 - Support for privileged and unprivileged DMA transfers, independently at channel level
 - Privileged-aware AHB slave port

Table 11. GPDMA1 channels implementation and usage

Channel x	Hardware parameters		Features
	dma_fifo_size[x]	dma_addressing[x]	
x = 0 to 11	2	0	Channel x (x = 0 to 11) is implemented with: – a FIFO of 8 bytes, 2 words – fixed/contiguously incremented addressing These channels may be also used for GPDMA transfers, between an APB or AHB peripheral and SRAM.
x = 12 to 15	4	1	Channel x (x = 12 to 15) is implemented with: – a FIFO of 32 bytes, 8 words – 2D addressing These channels may be also used for GPDMA transfers, between a demanding AHB peripheral and SRAM, or for transfers from/to external memories.

Table 12. GPDMA1 autonomous mode and wakeup in low-power modes

Feature	Low-power modes
Autonomous mode and wakeup	GPDMA1 in Sleep, Stop 0 and Stop 1 modes

3.18 Low-power direct memory access controller (LPDMA)

The LPDMA controller is a bus master and system peripheral. The LPDMA is used to perform programmable data transfers between memory-mapped peripherals and/or memories via linked-lists, upon the control of an off-loaded CPU.

The LPDMA main features are:

- Single bidirectional AHB master
- Memory-mapped data transfers from a source to a destination:
 - Peripheral-to-memory
 - Memory-to-peripheral
 - Memory-to-memory
 - Peripheral-to-peripheral
- Autonomous data transfers during Sleep and Stop modes
- Transfers arbitration based on a 4-grade programmed priority at channel level:
 - One high-priority traffic class, for time-sensitive channels (queue 3)
 - Three low-priority traffic classes, with a weighted round-robin allocation for non time-sensitive channels (queues 0, 1, 2)
- Per channel event generation, on any of the following events: transfer complete, or half-transfer complete, or data transfer error, or user setting error, and/or update linked-list item error, or completed suspension
- Per channel interrupt generation, with separately programmed interrupt enable per event

- Four concurrent DMA channels:
 - Intra-channel DMA transfers chaining via programmable linked-list into memory, supporting two execution modes: run-to-completion and link step mode
 - Intra-channel and inter-channel DMA transfers chaining via programmable DMA input triggers connection to DMA task completion events
- Per linked-list item within a channel:
 - Separately programmed source and destination transfers
 - Programmable data handling between source and destination: byte-based padding or truncation, sign extension and left/right realignment
 - Programmable number of data bytes to be transferred from the source, defining the block level
 - Linear source and destination addressing: either fixed or contiguously incremented addressing, programmed at a block level, between successive single transfers
 - Programmable DMA request and trigger selection
 - Programmable DMA half-transfer and transfer complete events generation
 - Pointer to the next linked-list item and its data structure in memory, with automatic update of the DMA linked-list control registers
- Debug:
 - Channel suspend and resume support
 - Channel status reporting and event flags
- TrustZone support
 - Support for secure and non-secure DMA transfers, independently at a first channel level, and independently at a source/destination and link sub-levels
 - Secure and non-secure interrupts reporting, resulting from any of the respectively secure and non-secure channels
 - TrustZone-aware AHB slave port, protecting any DMA secure resource (register, register field) from a non-secure access
- Privileged/unprivileged support:
 - Support for privileged and unprivileged DMA transfers, independently at channel level
 - Privileged-aware AHB slave port

Table 13. LPDMA1 channels implementation and usage

Channel x	Hardware parameters		Features
	dma_fifo_size[x]	dma_addressing[x]	
x = 0 to 3	0	0	Channel x (x = 0 to 3) is implemented with: – no FIFO. Only a single source transfer cell is internally registered. – fixed/contiguously incremented addressing

Table 14. LPDMA1 autonomous mode and wakeup in low-power modes

Feature	Low-power modes
Autonomous mode and wakeup	LPDMA1 in Sleep, Stop 0, Stop 1 and Stop 2 modes

3.19 Chrom-ART Accelerator controller (DMA2D)

The Chrom-ART Accelerator (DMA2D) is a specialized DMA dedicated to image manipulation. It can perform the following operations:

- Filling a part or the whole of a destination image with a specific color
- Copying a part or the whole of a source image into a part or the whole of a destination image
- Copying a part or the whole of a source image into a part or the whole of a destination image with a pixel format conversion
- Blending a part and/or two complete source images with different pixel format and copy the result into a part or the whole of a destination image with a different color format.

All the classical color coding schemes are supported from 4-bit up to 32-bit per pixel with indexed or direct color mode. The DMA2D has its own dedicated memories for CLUTs (color look-up tables).

The main DMA2D features are:

- Single AHB master bus architecture
- AHB slave programming interface supporting 8/16/32-bit accesses (except for CLUT accesses that are 32-bit)
- User programmable working area size
- User programmable offset for sources and destination areas expressed in pixels or bytes expressed in pixels or bytes
- User programmable sources and destination addresses on the whole memory space
- Up to two sources with blending operation
- Alpha value can be modified (source value, fixed value or modulated value)
- User programmable source and destination color format
- Up to 11 color formats supported from 4-bit up to 32-bit per pixel with indirect or direct color coding
- Two internal memories for CLUT storage in indirect color mode
- Automatic CLUT loading or CLUT programming via the CPU
- User programmable CLUT size
- Internal timer to control AHB bandwidth
- Six operating modes: register-to-memory, memory-to-memory, memory-to-memory with pixel format conversion, memory-to-memory with pixel format conversion and blending, memory-to memory with pixel format conversion, blending and fixed color foreground, and memory-to memory with pixel format conversion, blending and fixed color background
- Area filling with a fixed color
- Copy from an area to another
- Copy with pixel format conversion between source and destination images
- Copy from two sources with independent color format and blending

- Output buffer byte swapping to support refresh of displays through parallel interface
- Abort and suspend of DMA2D operations
- Watermark interrupt on a user programmable destination line
- Interrupt generation on bus error or access conflict
- Interrupt generation on process completion

3.20 Interrupts and events

3.20.1 Nested vectored interrupt controller (NVIC)

The devices embed a NVIC that is able to manage 16 priority levels and to handle up to 125 maskable interrupt channels plus the 16 interrupt lines of the Cortex-M33.

The NVIC benefits are the following:

- closely coupled NVIC giving low-latency interrupt processing
- interrupt entry vector table address passed directly to the core
- early processing of interrupts
- processing of late arriving higher priority interrupts
- support for tail chaining
- processor state automatically saved
- interrupt entry restored on interrupt exit with no instruction overhead
- TrustZone support: NVIC registers banked across secure and non-secure states

The NVIC hardware block provides flexible interrupt management features with minimal interrupt latency.

3.20.2 Extended interrupt/event controller (EXTI)

The EXTI manages the individual CPU and system wakeup through configurable event inputs. It provides wakeup requests to the power control, and generates an interrupt request to the CPU NVIC and events to the CPU event input. For the CPU an additional event generation block (EVG) is needed to generate the CPU event signal.

The EXTI wakeup requests allow the system to be woken up from Stop modes.

The interrupt request and event request generation can also be used in Run modes. The EXTI also includes the EXTI multiplexer I/O port selection.

The EXTI main features are the following:

- All event inputs allowed to wake up the system
- Configurable events (signals from I/Os or peripherals able to generate a pulse)
 - Selectable active trigger edge
 - Interrupt pending status register bit independent for the rising and falling edge
 - Individual interrupt and event generation mask, used for conditioning the CPU wakeup, interrupt and event generation
 - Software trigger possibility

- TrustZone secure events
 - The access to control and configuration bits of secure input events can be made secure
- EXTI I/O port selection

3.21 Cyclic redundancy check calculation unit (CRC)

The CRC is used to get a CRC code using a configurable generator with polynomial value and size.

Among other applications, the CRC-based techniques are used to verify data transmission or storage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a mean to verify the Flash memory integrity.

The CRC calculation unit helps to compute a signature of the software during runtime, that can be ulteriorly compared with a reference signature generated at link-time and that can be stored at a given memory location.

3.22 CORDIC co-processor (CORDIC)

The CORDIC co-processor provides hardware acceleration of certain mathematical functions, notably trigonometric, commonly used in motor control, metering, signal processing and many other applications. It speeds up the calculation of these functions compared to a software implementation, allowing a lower operating frequency, or freeing up processor cycles in order to perform other tasks.

The CORDIC main features are:

- 24-bit CORDIC rotation engine
- Circular and hyperbolic modes
- Rotation and vectoring modes
- Functions: sine, cosine, sinh, cosh, atan, atan2, atanh, modulus, square root, natural logarithm
- Programmable precision
- Low-latency AHB slave interface
- Results can be read as soon as ready without polling or interrupt
- DMA read and write channels
- Multiple register read/write by DMA

3.23 Filter math accelerator (FMAC)

The FMAC performs arithmetic operations on vectors. It comprises a MAC (multiplier/accumulator) unit, together with address generation logic that allows it to index vector elements held in local memory.

The unit includes support for circular buffers on input and output, that allows digital filters to be implemented. Both finite and infinite impulse response filters can be done.

The unit allows frequent or lengthy filtering operations to be offloaded from the CPU, freeing up the processor for other tasks. In many cases it can accelerate such calculations compared to a software implementation, resulting in a speed-up of time critical tasks.

The FMAC main features are:

- 16 x 16-bit multiplier
- 24 + 2-bit accumulator with addition and subtraction
- 16-bit input and output data
- 256 x 16-bit local memory
- Up to three areas can be defined in memory for data buffers (two input, one output), defined by programmable base address pointers and associated size registers
- Input and output buffers can be circular
- Filter functions: FIR, IIR (direct form 1)
- Vector functions: dot product, convolution, correlation
- AHB slave interface
- DMA read and write data channels

3.24 Flexible static memory controller (FSMC)

The FSMC includes two memory controllers:

- NOR/PSRAM memory controller
- NAND/memory controller

The FSMC is also named flexible memory controller (FMC).

The main features of the FSMC are the following:

- Interface with static-memory mapped devices including:
 - Static random access memory (SRAM)
 - NOR Flash memory/OneNAND Flash memory
 - PSRAM (four memory banks)
 - NAND Flash memory with ECC hardware to check up to 8 Kbytes of data
 - Ferroelectric RAM (FRAM)
- 8-,16-bit data bus width
- Independent chip select control for each memory bank
- Independent configuration for each memory bank
- Write FIFO

3.24.1 LCD parallel interface

The FSMC can be configured to interface seamlessly with most graphic LCD controllers. It supports the Intel® 8080 and Motorola® 6800 modes, and is flexible enough to adapt to specific LCD interfaces.

This LCD parallel interface capability makes it easy to build cost effective graphic applications using LCD modules with embedded controllers or high-performance solutions using external controllers with dedicated acceleration.

3.24.2 FSMC TrustZone security

When the TrustZone security is enabled, the whole FSMC banks are secure after reset. Non-secure area can be configured using the TZSC MPCWMx controller:

- FSMC NOR/PSRAM bank:
 - Up to two non-secure area can be configured through the TZSC MPCWM2 controller with a 64-Kbyte granularity
- FSMC NAND bank:
 - Can be either configured as fully secure or fully non-secure using the TZSC MPCWM3 controller

The FSMC registers can be configured as secure through the TZSC controller.

3.25 Octo-SPI interface (OCTOSPI)

The devices embed two OCTOSPIs. The OCTOSPI supports most external serial memories such as serial PSRAMs, serial NAND and serial NOR Flash memories, HyperRAMs™ and HyperFlash™ memories, with the following functional modes:

- Indirect mode: all the operations are performed using the OCTOSPI registers.
- Status-polling mode: the external memory status register is periodically read and an interrupt can be generated in case of flag setting.
- Memory-mapped mode: the external memory is memory mapped and is seen by the system as if it were an internal memory supporting read and write operation.

The OCTOSPI supports the following protocols with associated frame formats:

- the standard frame format with the command, address, alternate byte, dummy cycles and data phase
- the HyperBus™ frame format

The OCTOSPI offers the following features:

- Three functional modes: Indirect, Status-polling, and Memory-mapped
- Read and write support in Memory-mapped mode
- Supports for single, dual, quad and octal communication
- Dual-quad mode, where eight bits can be sent/received simultaneously by accessing two quad memories in parallel.
- SDR (single-data rate) and DTR (double-transfer rate) support
- Data strobe support
- Fully programmable opcode
- Fully programmable frame format
- HyperBus support
- Integrated FIFO for reception and transmission
- 8-, 16-, and 32-bit data accesses allowed
- DMA channel for Indirect mode operations
- Interrupt generation on FIFO threshold, timeout, operation complete, and access error

3.25.1 OCTOSPI TrustZone security

When the TrustZone security is enabled, the whole OCTOSPI bank is secure after reset.

Up to two non-secure area can be configured through the TZSC MPCWM1 and MPCWM5 controllers with a granularity of 64 Kbytes.

The OCTOSPI registers can be configured as secure through the TZSC controller.

3.26 OCTOSPI I/O manager (OCTOSPIM)

The OCTOSPI I/O manager is a low-level interface enabling:

- efficient OCTOSPI pin assignment with a full I/O matrix (before alternate function map)
- multiplex of Single-, Dual-, Quad-, Octal-SPI interfaces over the same bus and hence support memories embedded in a multichip package

The OCTOSPIM main features are:

- Supports up to two Single-, Dual-, Quad-, Octal-SPI interfaces
- Supports up to two ports for pin assignment
- Fully programmable I/O matrix for pin assignment by function (data/control/clock)

3.27 Delay block (DLYB)

The delay block (DLYB) is used to generate an output clock that is dephased from the input clock. The phase of the output clock must be programmed by the user application. The output clock is then used to clock the data received by another peripheral such as a SDMMC or Octo-SPI interface. The delay is voltage and temperature dependent, that may require the application to re-configure and recenter the output clock phase with the received data.

The delay block main features are:

- Input clock frequency ranging from 25 to 160 MHz
- Up to 12 oversampling phases

3.28 Analog-to-digital converter (ADC1 and ADC4)

The devices embed two successive approximation analog-to-digital converters.

Table 15. ADC features

ADC modes/features ⁽¹⁾	ADC1	ADC4
Resolution	14 bits	12 bits
Maximum sampling speed for 14-bit resolution	2.5 Msps	2.5 Msps
Hardware offset calibration	X	X
Hardware linearity calibration	X	-
Single-ended inputs	X	X
Differential inputs	X	-

Table 15. ADC features (continued)

ADC modes/features ⁽¹⁾	ADC1	ADC4
Injected channel conversion	X	-
Oversampling	up to x1024	up to x256
Data register	32 bits	16 bits
DMA support	X	X
Parallel data output to MDF	X	-
Autonomous mode	-	X
Offset compensation	X	-
Gain compensation	X	-
Number of analog watchdogs	3	3
Wakeup from Stop mode	-	X ⁽²⁾

1. X = supported.

2. Wakeup supported from Stop 0, Stop 1 and Stop 2 modes.

3.28.1 Analog-to-digital converter 1 (ADC1)

The ADC1 is a 14-bit ADC successive approximation analog-to-digital converter.

This ADC has up to 20 multiplexed channels. A/D conversion of the various channels can be performed in Single, Continuous, Scan or Discontinuous mode. The result of the ADC is stored in a left-aligned or right-aligned 32-bit data register.

This ADC is mapped on the AHB bus to allow fast data handling. The analog watchdog features allow the application to detect if the input voltage goes outside the user-defined high or low thresholds.

A built-in hardware over sampler allows analog performances to be improved while off-loading the related computational burden from the CPU.

An efficient low-power mode is implemented to allow very low consumption at low frequency.

The ADC1 main features are:

- High-performance features
 - 14-, 12-, 10- or 8-bit configurable resolution
 - A/D conversion time independent from the AHB bus clock frequency
 - Faster conversion time by lowering resolution
 - Management of single-ended or differential inputs (programmable per channels)
 - Fast data handling thanks to the AHB slave bus interface
 - Self-calibration (both offset and linearity)
 - Channel-wise programmable sampling time
 - Flexible sampling time control
 - Up to four injected channels (analog inputs assignment to regular or injected channels is fully configurable)
 - Fast context switching thanks to the hardware assistant that prepares the context of the injected channels

- Data alignment with in-built data coherency
 - Data can be managed by GPDMA for regular channel conversions with FIFO
 - Data can be routed to MDF for post processing
 - Four dedicated data registers for the injected channels
- Oversampler
 - 32-bit data register
 - Oversampling ratio adjustable from 2 to 1024
 - Programmable data right and left shift
- Data preconditioning
 - Gain compensation
 - Offset compensation
- Low-power features
 - Speed adaptive low-power mode to reduce ADC consumption when operating at low frequency
 - Slow bus frequency application while keeping optimum ADC performance
 - Automatic control to avoid ADC overrun in low AHB bus clock frequency application (auto-delayed mode)
- ADC features an external analog input channel:
 - Up to 17 channels from dedicated GPIO pads
- Three additional internal dedicated channels:
 - One channel for internal reference voltage (VREFINT)
 - One channel for internal temperature sensor (VSENSE)
 - One channel for VBAT monitoring channel (VBAT/4)
- Start-of-conversion can be initiated:
 - by software for both regular and injected conversions
 - by hardware triggers with configurable polarity (internal timers events or GPIO input events) for both regular and injected conversions
- Conversion modes
 - Single mode: the ADC converts a single channel. The conversion is triggered by a special event.
 - Scan mode: the ADC scans and converts a sequence of channels.
 - Continuous mode: the ADC converts continuously selected inputs.
 - Discontinuous mode: the ADC converts a subset of the conversion sequence.
- Interrupt generation when the ADC is ready, at end of sampling, end of conversion (regular or injected), end of sequence conversion (regular or injected), analog watchdog 1, 2 or 3 or when an overrun event occurs
- Three analog watchdogs
 - Filtering to ignore out-of-range data
- ADC input range: $V_{SSA} < V_{IN} < V_{REF+}$

Note: The ADC1 analog block clock frequency must be between 5 MHz and 55 MHz.

3.28.2 Analog-to-digital converter 4 (ADC4)

The 12-bit ADC4 is a successive approximation analog-to-digital converter. It has up to 25 multiplexed channels allowing it to measure signals from 19 external and six internal sources. A/D conversion of the various channels can be performed in Single, Continuous, Scan or Discontinuous mode. The result of the ADC is stored in a left-aligned or right-aligned 16-bit data register.

The analog watchdog feature allows the application to detect if the input voltage goes outside the user-defined higher or lower thresholds.

An efficient low-power mode is implemented to allow very low consumption at low frequency. The ADC4 is autonomous in low-power modes down to Stop 2 mode.

A built-in hardware oversampler allows analog performances to be improved while off-loading the related computational burden from the CPU.

The ADC4 main features are:

- High performance
 - 12-, 10-, 8- or 6-bit configurable resolution
 - A/D conversion time: 0.4 μ s for 12-bit resolution (2.5 MHz), faster conversion times obtained by lowering resolution
 - Self-calibration
 - Programmable sampling time
 - Data alignment with built-in data coherency
 - DMA support
- Low-power
 - HCLK frequency reduced for low-power operation while still keeping optimum ADC performance
 - Wait mode: ADC overrun prevented in applications with low frequency HCLK
 - Auto-off mode: ADC automatically powered off except during the active conversion phase, dramatically reducing the ADC power consumption
 - Autonomous mode: In low-power modes down to Stop 2 mode, the ADC4 is automatically switched on when a trigger occurs to start conversion, and it is automatically switched off after conversion. Data are transferred in SRAM with DMA.
 - ADC4 interrupts wake up the device from Stop 0, Stop 1 and Stop 2 modes.
- Analog input channels
 - Up to 19 external analog inputs
 - One channel for the internal temperature sensor (V_{SENSE})
 - One channel for the internal reference voltage (V_{REFINT})
 - One channel for the internal digital core voltage (V_{CORE})
 - One channel for monitoring the external VBAT power supply pin
 - Connection to two DAC internal channels
- Start-of-conversion can be initiated:
 - By software
 - By hardware triggers with configurable polarity (timer events or GPIO input events)

- Conversion modes
 - Conversion of a single channel or scan of a sequence of channels
 - Selected inputs converted once per trigger in Single mode
 - Selected inputs converted continuously in Continuous mode
 - Discontinuous mode
- Interrupt generation at the end of sampling, end of conversion, end of sequence conversion, and in case of analog watchdog or overrun events, with wakeup from Stop capability
- Analog watchdog
- Oversampler
 - 16-bit data register
 - Oversampling ratio adjustable from 2 to 256
 - Programmable data shift up to 8 bits
- ADC supply requirements: 1.62 to 3.6 V
- ADC input range: $V_{SSA} < V_{IN} < V_{REF+}$

Note: The ADC4 analog block clock frequency must be between 140 kHz and 55 MHz.

3.28.3 Temperature sensor

The temperature sensor generates a voltage V_{SENSE} that varies linearly with temperature. The temperature sensor is internally connected to ADC1 and ADC4 input channel that is used to convert the sensor output voltage into a digital value.

The sensor provides good linearity but it must be calibrated to obtain a good accuracy of the temperature measurement. As the offset of the temperature sensor varies from chip to chip due to process variation, the uncalibrated internal temperature sensor is suitable for applications that detect temperature changes only.

To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by STMicroelectronics in the system memory area, accessible in read-only mode.

Table 16. Temperature sensor calibration values

Calibration value name	Description	Memory address
TS_CAL1	Temperature sensor 14-bit raw data acquired by ADC1 at 30 °C (± 5 °C), $V_{DDA} = V_{REF+} = 3.0$ V (± 10 mV)	0x0BFA 0710 - 0x0BFA 0711
TS_CAL2	Temperature sensor 14-bit raw data acquired by ADC1 at 130 °C (± 5 °C), $V_{DDA} = V_{REF+} = 3.0$ V (± 10 mV)	0x0BFA 0742 - 0x0BFA 0743

3.28.4 Internal voltage reference (VREFINT)

The VREFINT provides a stable (bandgap) voltage output for the ADC and the comparators. The VREFINT is internally connected to ADC1 and ADC4 input channels.

The precise voltage of VREFINT is individually measured for each part by STMicroelectronics during production test and stored in the system memory area. It is accessible in read-only mode.

Table 17. Internal voltage reference calibration values

Calibration value name	Description	Memory address
VREFINT_CAL	14-bit raw data acquired by ADC1 at 30 °C (± 5 °C), $V_{DDA} = V_{REF+} = 3.0$ V (± 10 mV)	0x0BFA 07A5 - 0x0BFA 07A6

3.28.5 V_{BAT} battery voltage monitoring

This embedded hardware enables the application to measure the V_{BAT} battery voltage using ADC1 or ADC4 input channel. As the V_{BAT} voltage may be higher than the V_{DDA} , and thus outside the ADC input range, the VBAT pin is internally connected to a bridge divider by four. As a consequence, the converted digital value is a quarter of the V_{BAT} voltage.

3.29 Digital to analog converter (DAC)

The DAC module is a 12-bit, voltage output digital-to-analog converter. The DAC can be configured in 8- or 12-bit mode and may be used in conjunction with the DMA controller. In 12-bit mode, the data may be left- or right-aligned.

The DAC features two output channels, each with its own converter. In dual DAC channel mode, conversions can be done independently or simultaneously when both channels are grouped together for synchronous update operations. An input reference pin, VREF+ (shared with others analog peripherals) is available for better resolution. An internal reference can also be set on the same input.

The DAC_OUTx pin can be used as general purpose input/output (GPIO) when the DAC output is disconnected from output pad and connected to on chip peripheral. The DAC output buffer can be optionally enabled to allow a high drive output current. An individual calibration can be applied on each DAC output channel. The DAC output channels support a low-power mode, the sample and hold mode.

The digital interface supports the following features:


- One DAC interface, maximum two output channels
- Left or right data alignment in 12-bit mode
- Synchronized update capability
- Noise-wave and triangular-wave generation
- Sawtooth wave generation
- Dual DAC channel for independent or simultaneous conversions
- DMA capability for each channel including DMA underrun error detection
- Double data DMA capability to reduce the bus activity
- External triggers for conversion
- DAC output channel buffered/unbuffered modes

- Buffer offset calibration
- Each DAC output can be disconnected from the DAC_OUTx output pin
- DAC output connection to on chip peripherals
- Sample and hold mode for low-power operation in Stop mode. The DAC voltage can be changed autonomously with the DMA while the device is in Stop mode.
- Autonomous mode to reduce the power consumption for the system
- Voltage reference input

3.30 Voltage reference buffer (VREFBUF)

The devices embed a voltage reference buffer that can be used as voltage reference for ADCs, DACs and also as voltage reference for external components through the VREF+ pin.

Figure 6. VREFBUF block diagram



The internal voltage reference buffer supports four voltages: 1.5 V, 1.8 V, 2.048 V and 2.5 V.

An external voltage reference can be provided through the VREF+ pin when the internal voltage reference buffer is off.

The VREF+ pin is double-bonded with VDDA on some packages. In these packages the internal voltage reference buffer is not available.

3.31 Comparators (COMP)

The devices embed two rail-to-rail comparators with programmable reference voltage (internal or external), hysteresis and speed (low speed for low power) and with selectable output polarity.

The reference voltage can be one of the following:

- External I/O
- DAC output channels
- Internal reference voltage or submultiple (1/4, 1/2, 3/4)

All comparators can wake up from Stop 0, Stop 1 and Stop 2 modes, generate interrupts and breaks for the timers and can also be combined into a window comparator.

3.32 Operational amplifiers (OPAMP)

The devices embed two operational amplifiers with external or internal follower routing and PGA capability.

The operational amplifier features:

- Low-input bias current
- Low-offset voltage
- Low-power mode
- Rail-to-rail input

3.33 Multi-function digital filter (MDF) and audio digital filter (ADF)

The table below lists the set of features implemented into the MDF and the ADF.

Table 18. MDF features

MDF modes/features ⁽¹⁾	ADF1	MDF1
Number of filters (DFLTx) and serial interfaces (SITFx)	1	6
ADF_CKIO / MDF_CKly connected to pins	-	X
Sound activity detection (SAD)	X	-
RXFIFO depth (number of 24-bit words)	4	4
ADC connected to ADCITF1	-	ADC1
ADC connected to ADCITF2	-	-
Motor dedicated features (SCD, OLD, OEC, INT, snapshot, break)	-	X
Main path with CIC4, CIC5	X	X
Main path with CIC1,2, 3 or FastSinc	-	X
RSFLT, HPF, SAT, SCALE, DLY, Discard functions	X	X
Autonomous in Stop mode	X ⁽²⁾	X ⁽³⁾

1. X = supported.

2. Stop 0, Stop 1 and Stop 2 modes only.

3. Stop 0 and Stop 1 modes only.

3.33.1 Multi-function digital filter (MDF)

The MDF is a high-performance module dedicated to the connection of external sigma-delta ($\Sigma\Delta$) modulators. It is mainly targeted for the following applications:

- audio capture signals
- motor control
- metering

The MDF features six digital serial interfaces (SITFx) and digital filters (DFLTx) with flexible digital processing options to offer up to 24-bit final resolution.

The DFLT_x of the MDF also include the filters of the ADF (audio digital filter).

The MDF can receive, via its serial interfaces, streams coming from various digital sensors.

The MDF supports the following standards allowing the connection of various $\Sigma\Delta$ modulator sensors:

- SPI interface
- Manchester coded 1-wire interface
- PDM interface

A flexible BSMX (bitstream matrix) allows the connection of any incoming bitstream to any filter.

The MDF converts an input data stream into clean decimated digital data words. This conversion is done thanks to low-pass digital filters and decimation blocks. In addition it is possible to insert a high-pass filter or DC offset correction block.

The conversion speed and resolution are adjustable according to configurable parameters for digital processing: filter type, filter order, decimation ratio, integrator length. The maximum output data resolution is up to 24 bits. There are two conversion modes: single conversion and continuous modes. The data can be automatically stored in a system RAM buffer through DMA, thus reducing the software overhead.

A flexible trigger interface can be used to control the conversion start. This timing control can trigger simultaneous conversions or insert a programmable delay between conversions.

The MDF features an OLD (out-of-limit detectors) function. There is one OLD for each digital filter chain. Independent programmable thresholds are available for each OLD, making it very suitable for over-current detection.

A SCD (short circuit detector) is also available for every selected bitstream. The SCD is able to detect a short-circuit condition with a very short latency. Independent programmable thresholds are offered in order to define the short circuit condition.

All the digital processing is performed using only the kernel clock. The MDF requests the bus interface clock (AHB clock) only when data must be transferred or when a specific event requests the attention of the system processor.

The MDF main features are:

- AHB interface
- Six serial digital inputs:
 - configurable SPI interface to connect various digital sensors
 - configurable Manchester coded interface support
 - compatible with PDM interface to support digital microphones
- Two common clock input/output for $\Sigma\Delta$ modulators
- Flexible BSMX for connection between filters and digital inputs
- Two inputs to connect the internal ADCs
- Six flexible digital filter paths, including:
 - A configurable CIC filter:
 - Can be split into two CIC filters: high-resolution filter and out-of-limit detector
 - Can be configured in Sinc⁴ filter
 - Can be configured in Sinc⁵ filter
 - Adjustable decimation ratio
 - A reshape filter to improve the out-of-band rejection and in-band ripple

- A high-pass filter to cancel the DC offset
- An offset error cancellation
- Gain control
- Saturation blocks
- An out-of limit detector
- Short-circuit detector
- Clock absence detector
- 16- or 24-bit signed output data resolution
- Continuous or single conversion
- Possibility to delay independently each bitstream
- Various trigger possibilities
- Break generation on out-of limit or short-circuit detector events
- Autonomous functionality in Stop modes
- DMA can be used to read the conversion data
- Interrupts services

3.33.2 Audio digital filter (ADF)

The ADF is a high-performance module dedicated to the connection of external $\Sigma\Delta$ modulators. It is mainly targeted for the following applications:

- audio capture signals
- metering

The ADF features one digital serial interface (SITF0) and one digital filter (DFLT0) with flexible digital processing options to offer up to 24-bit final resolution.

The DFLT0 of the ADF is a subset of the digital filters included into the MDF.

The ADF serial interface supports several standards allowing the connection of various $\Sigma\Delta$ modulator sensors:

- SPI interface
- Manchester coded 1-wire interface
- PDM interface

A flexible BSMX allows the connection of any incoming bitstream to any filter.

The ADF converts an input data stream into clean decimated digital data words. This conversion is done thanks to low-pass digital filters and decimation blocks. In addition it is possible to insert a high-pass filter or a DC offset correction block.

The conversion speed and resolution are adjustable according to configurable parameters for digital processing: filter type, filter order, decimation ratio. The maximum output data resolution is up to 24 bits. There are two conversion modes: single conversion and continuous modes. The data can be automatically stored in a system RAM buffer through DMA, thus reducing the software overhead.

A SAD (sound activity detector) is available for the detection of “speech-like” signals. The SAD is connected at the output of DFLT0. Several parameters can be programmed to adjust properly the SAD to the sound environment. The SAD can strongly reduce the power consumption by preventing the storage of samples into the system memory as long as the observed signal does not match the programmed criteria.

A flexible trigger interface can be used to control the start of conversion of the ADF.

All the digital processing is performed using only the kernel clock. The ADF requests the bus interface clock (AHB clock) only when data must be transferred or when a specific event requests the attention of the system processor.

The ADF main features are:

- AHB interface
- One serial digital input:
 - Configurable SPI interface to connect various digital sensors
 - Configurable Manchester coded interface support
 - Compatible with PDM interface to support digital microphones
- Two common clocks input/output for $\Sigma\Delta$ modulators
- Flexible BSMX for connection between filters and digital inputs
- One flexible digital filter path, including:
 - A configurable CIC filter:
 - Can be configured in Sinc⁴ filter
 - Can be configured in Sinc⁵ filter
 - Adjustable decimation ratio
 - A reshape filter to improve the out-of-band rejection and in-band ripple
 - A high-pass filter to cancel the DC offset
 - Gain control
 - Saturation blocks
- Clock absence detector
- Sound activity detector
- 16- or 24-bit signed output data resolution
- Continuous or single conversion
- Possibility to delay independently each bitstream
- Various trigger possibilities
- Autonomous mode in Stop 0, Stop 1 and Stop 2 modes
- Wakeup from Stop with all interrupts
- DMA can be used to read the conversion data
- Interrupts services

3.34 Digital camera interface (DCMI)

The DCMI is a synchronous parallel interface able to receive a high-speed data flow from an external 8-, 10-, 12- or 14-bit CMOS camera module. It supports different data formats: YCbCr4:2:2/RGB565 progressive video and compressed data (JPEG).

This interface is for use with black and white cameras, X24 and X5 cameras, and it is assumed that all preprocessing such as resizing is performed in the camera module.

The DCMI features are:

- 8-, 10-, 12- or 14-bit parallel interface
- Embedded/external line and frame synchronization
- Continuous or snapshot mode
- Crop feature
- Supports the following data formats:
 - 8/10/12/14-bit progressive video: either monochrome or raw Bayer
 - YCbCr 4:2:2 progressive video
 - RGB 565 progressive video
 - Compressed data: JPEG

3.35 Parallel synchronous slave interface (PSSI)

The PSSI and the DCMI use the same circuitry. As a result, these two peripherals cannot be used at the same time: when using the PSSI, the DCMI registers cannot be accessed, and vice versa. In addition, the PSSI and the DCMI share the same alternate functions and the same interrupt vector.

The PSSI is a generic synchronous 8-/16-bit parallel data input/output slave interface. It enables the transmitter to send a data valid signal that indicates when the data is valid, and the receiver to output a flow control signal that indicates when it is ready to sample the data.

The PSSI peripheral main features are the following:

- Slave mode operation
- 8-bit or 16-bit parallel data input or output
- 4-word (16-byte) FIFO
- Data enable (PSSI_DE) alternate function input and ready (PSSI_RDY) alternate function output

When selected, these inputs can either enable the transmitter to indicate when the data is valid, or allow the receiver to indicate when it is ready to sample the data, or both.

3.36 Touch sensing controller (TSC)

The TSC provides a simple solution to add capacitive sensing functionality to any application. A capacitive sensing technology is able to detect finger presence near an electrode that is protected from direct touch by a dielectric (such as glass or plastic). The capacitive variation introduced by the finger (or any conductive object) is measured using a proven implementation based on a surface charge transfer acquisition principle.

The TSC is fully supported by the STMTouch touch sensing firmware library that is free to use and allows touch sensing functionality to be implemented reliably in the end application.

The TSC main features are the following:

- Proven and robust surface charge transfer acquisition principle
- Supports up to 22 capacitive sensing channels
- Up to eight capacitive sensing channels can be acquired in parallel offering a very good response time
- Spread spectrum feature to improve system robustness in noisy environments
- Full hardware management of the charge transfer acquisition sequence
- Programmable charge transfer frequency
- Programmable sampling capacitor I/O pin
- Programmable channel I/O pin
- Programmable max count value to avoid long acquisition when a channel is faulty
- Dedicated end of acquisition and max count error flags with interrupt capability
- One sampling capacitor for up to three capacitive sensing channels to reduce the system components
- Compatible with proximity, touchkey, linear and rotary touch sensor implementation
- Designed to operate with STMTouch touch sensing firmware library

Note: The number of capacitive sensing channels is dependent on the size of the packages and subject to I/O availability.

3.37 True random number generator (RNG)

The RNG is a true random number generator that provides full entropy outputs to the application as 32-bit samples. It is composed of a live entropy source (analog) and an internal conditioning component.

The RNG is a NIST SP 800-90B compliant entropy source that can be used to construct a non-deterministic random bit generator (NDRBG).

The true random generator:

- delivers 32-bit true random numbers, produced by an analog entropy source conditioned by a NIST SP800-90B approved conditioning stage
- can be used as entropy source to construct a non-deterministic random bit generator (NDRBG)
- produces four 32-bit random samples every 412 AHB clock cycles if $f_{\text{AHB}} < 77 \text{ MHz}$ (256 RNG clock cycles otherwise)
- embeds startup and NIST SP800-90B approved continuous health tests (repetition count and adaptive proportion tests), associated with specific error management
- can be disabled to reduce power consumption, or enabled with an automatic low-power mode (default configuration)
- has an AMBA AHB slave peripheral, accessible through 32-bit word single accesses only (else an AHB bus error is generated, and the write accesses are ignored)

3.38 Secure advanced encryption standard hardware accelerator (SAES) and encryption standard hardware accelerator (AES)

The devices embed two AES accelerators: SAES and AES. The SAES with hardware unique key embeds protection against differential power analysis (DPA) and related side channel attacks. The SAES can share its current key register information with the faster AES using a dedicated hardware bus.

The SAES and the AES can be used to both encrypt and decrypt data using the AES algorithm. It is a fully compliant implementation of the advanced encryption standard (AES) as defined by Federal Information Processing Standards Publication (FIPS PUB 197, Nov 2001).

Multiple chaining modes are supported for key sizes of 128 or 256 bits. ECB and CBC chaining is supported by both SAES and AES, while CTR, CCM, GCM and GMAC chaining is only supported by the AES.

SAES and AES support DMA single transfers for incoming and outgoing data (two DMA channels required).

The SAES supports the selection of all the following key sources, while the AES support only the first:

- 256-bit software key, written by the application in the key registers (write only)
- 256-bit derived hardware unique key (DHUK), computed inside the SAES engine from a non-volatile OTP based root hardware unique key (RHUK)
- 256-bit boot hardware key (BHK), stored in tamper-resistant secure backup registers, written by a secure code during boot. Once written, this key cannot be read or write by any application until the next product reset.
- XOR of DHUK (provisioned chip secret) and BHK (software secret)

DHUK, BHK and their XOR are not visible by any software (even secure).

Note: 128-bit key size can also be selected.

BHK key is cleared in case of tamper or RDP regression.

When the SAES is secure (respectively non-secure), DHUK secure (respectively non-secure) is used.

The SAES peripheral is connected by hardware to the true random number generator RNG (for side-channel resistance).

The SAES and AES peripherals support:

- Compliant implementation of standard NIST *Special Publication 197, Advanced Encryption Standard (AES)* and *Special Publication 800-38A, Recommendation for Block Cipher Modes of Operation*
- 128-bit data block processing
- Support for cipher keys length of 128-bit and 256-bit
- Encryption and decryption with multiple chaining modes:
 - Electronic codebook (ECB) mode
 - Cipher block chaining (CBC) mode

- Additional chaining modes supported by AES only:
 - Counter (CTR) mode
 - Galois counter mode (GCM)
 - Galois message authentication code (GMAC) mode
 - Counter with CBC-MAC (CCM) mode
- 528 or 743 clock cycle latency in ECB encryption mode for SAES processing one 128-bit block of data with, respectively, 128-bit or 256-bit key
- 51 or 75 clock cycle latency in ECB encryption mode for AES processing one 128-bit block of data with, respectively, 128-bit or 256-bit key
- Integrated round key scheduler to compute the last round key for AES ECB/CBC decryption
- 256-bit register for storing the cryptographic key (four 32-bit registers), with key atomicity enforcement
- 128-bit registers for storing initialization vectors (four 32-bit registers)
- One 32-bit input buffer and one 32-bit output buffer
- Automatic data flow control with support of single-transfer direct memory access (DMA) using two channels (one for incoming data, one for processed data)
- Data swapping logic to support 1-, 8-, 16- or 32-bit data
- Possibility for software to suspend a message if the SAES/AES needs to process another message with a higher priority (suspend/resume operation)
- SAES additional features:
 - Security context enforcement for keys
 - Hardware secret key encryption/ decryption (wrapped key mode) and sharing with faster AES peripheral (Shared key mode)
 - Protection against differential power analysis (DPA) and related side-channel attacks
 - Optional hardware loading of two hardware secret keys (BHK, DHUK) that can be XORed together

On top of standard AES encryption and decryption with a key loaded by software, SAES peripheral allows the following advanced use cases:

- Allow or deny the sharing of a key between a secure and a non-secure application, enforced by hardware
- Encrypt once a key using side-channel resistant AES, then share it to a faster AES engine by decrypting it (Shared key mode)
- On-chip encrypted storage using chip-unique secret DHUK
- Transport key generation by encrypting the device public unique ID with the application secret BHK
- Binding of device secure storage keys, using the silicon unique secret key (DHUK) XORed with the boot secret key (BHK). If BHK is lost, the whole device secure storage is lost.

Note: *Encrypted storage or derived keys that are using DHUK or BHK, cannot be used anymore when a security breach is detected.*

Table 19. AES/SAES features

AES/SAES modes/features ⁽¹⁾	AES	SAES
ECB, CBC chaining	X	X
CTR, CCM, GCM chaining	X	-
AES 128-bit ECB encryption in cycles	51	528
DHUK and BHK key selection	-	X
Side-channel attacks resistance	-	X
Shared key between SAES and AES	X	

1. X = supported.

3.39 HASH hardware accelerator (HASH)

The HASH is a fully compliant implementation of the secure hash algorithm (SHA-1, SHA-224, SHA-256), the MD5 (message-digest algorithm 5) hash algorithm and the HMAC (keyed-hash message authentication code) algorithm. HMAC is suitable for applications requiring message authentication.

The HASH computes FIPS (Federal information processing standards) approved digests of length of 160, 224, 256 bits, for messages of up to $(2^{64} - 1)$ bits. It also computes 128 bits digests for the MD5 algorithm.

The HASH main features are:

- Suitable for data authentication applications, compliant with:
 - Federal Information Processing Standards Publication FIPS PUB 180-4, *Secure Hash Standard* (SHA-1 and SHA-2 family)
 - Federal Information Processing Standards Publication FIPS PUB 186-4, *Digital Signature Standard* (DSS)
 - Internet Engineering Task Force (IETF) Request For Comments RFC 1321, *MD5 Message-Digest Algorithm*
 - Internet Engineering Task Force (IETF) Request For Comments RFC 2104, *HMAC: Keyed-Hashing for Message Authentication* and Federal Information Processing Standards Publication FIPS PUB 198-1, *The Keyed-Hash Message Authentication Code* (HMAC)
- Fast computation of SHA-1, SHA-224, SHA-256, and MD5
 - 82 (respectively 66) clock cycles for processing one 512-bit block of data using SHA-1 (respectively SHA-256) algorithm
 - 66 clock cycles for processing one 512-bit block of data using MD5 algorithm
- Corresponding 32-bit words of the digest from consecutive message blocks are added to each other to form the digest of the whole message:
 - Automatic 32-bit words swapping to comply with the internal little-endian representation of the input bit string
 - Word swapping supported: bits, bytes, half-words and 32-bit words
- Automatic padding to complete the input bit string to fit digest minimum block size of 512 bits (16×32 bits)

- Single 32-bit input register associated to an internal input FIFO of sixteen 32-bit words, corresponding to one block size
- AHB slave peripheral, accessible through 32-bit word accesses only (else an AHB error is generated)
- 8 × 32-bit words (H0 to H7) for output message digest
- Automatic data flow control with support of direct memory access (DMA) using one channel. Single or fixed burst of 4 supported.
- Interruptible message digest computation, on a per-32-bit word basis
 - Re-loadable digest registers
 - Hashing computation suspend/resume mechanism, including using DMA

3.40 On-the-fly decryption engine (OTFDEC)

The OTFDEC allows the decryption of the on-the-fly AHB traffic based on the read request address information, for example execute-in-place of a code stored encrypted. Four independent and non-overlapping encrypted regions can be defined in OTFDEC.

OTFDEC uses AES-128 in counter mode to achieve the lowest possible latency. As consequence, each time the content of one encrypted region is changed the entire region must be re-encrypted with a different cryptographic context (key or initialization vector). This constraint makes OTFDEC suitable to decrypt read-only data or code, stored in external NOR Flash.

Note: When OTFDEC is used in conjunction with OCTOSPI, it is mandatory to access the Flash memory using the Memory-mapped mode of the Flash memory controller.

When security is enabled in the product, OTFDEC can be programmed only by a secure host.

The OTFDEC main features are the following:

- On-the-fly 128-bit decryption during OCTOSPI memory-mapped read operations (single or multiple)
 - Use of AES in counter (CTR) mode, with two 128-bit keystream buffers
 - Support for any read size
 - Physical address of the reads is used for the encryption/decryption
- Up to 4 independent encrypted regions
 - Granularity of the region definition: 4096 bytes
 - Region configuration write locking mechanism
 - Each region has its own 128-bit key, two bytes firmware version, and eight bytes application-defined nonce. At least one of those must be changed each time an encryption is performed by the application.
- Encryption keys confidentiality and integrity protection
 - Write-only registers, with software locking mechanism
 - Availability of 8-bit CRC as public key information
- Support for OCTOSPI prefetching mechanism
- Possibility to select an enhanced encryption mode to add a proprietary layer of protection on top of AES stream cipher (execute only)

- AMBA® AHB slave peripheral, accessible through 32-bit word single accesses only (otherwise an AHB bus error is generated, and write accesses are ignored)
- Secure only programming if TrustZone security is enabled
- Encryption mode

3.41 Public key accelerator (PKA)

The PKA is intended for the computation of cryptographic public key primitives, specifically those related to RSA, Diffie-Hellmann or ECC (elliptic curve cryptography) over GF(p) (Galois fields). To achieve high performance at a reasonable cost, these operations are executed in the Montgomery domain.

All needed computations are performed within the accelerator, so no further hardware/software elaboration is needed to process the inputs or the outputs.

The PKA main features are:

- Acceleration of RSA, DH and ECC over GF(p) operations, based on the Montgomery method for fast modular multiplications. More specifically:
 - RSA modular exponentiation, RSA Chinese remainder theorem (CRT) exponentiation
 - ECC scalar multiplication, point on curve check, complete addition, double base ladder, projective to affine
 - ECDSA signature generation and verification
- Capability to handle operands up to 4160 bits for RSA/DH and 640 bits for ECC
- Arithmetic and modular operations such as addition, subtraction, multiplication, modular reduction, modular inversion, comparison, and Montgomery multiplication
- Built-in Montgomery domain inward and outward transformations
- Protection against differential power analysis (DPA) and related side-channel attacks.

3.42 Timers and watchdogs

The devices include two advanced control timers, up to seven general-purpose timers, two basic timers, four low-power timers, two watchdog timers and two SysTick timers.

The table below compares the features of the advanced control, general-purpose and basic timers.

Table 20. Timer feature comparison

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/compare channels	Complementary outputs
Advanced control	TIM1, TIM8	16 bits	Up, down, Up/down	Any integer between 1 and 65536	Yes	4	3
General-purpose	TIM2, TIM3, TIM4, TIM5	32 bits	Up, down, Up/down	Any integer between 1 and 65536	Yes	4	No

Table 20. Timer feature comparison (continued)

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/compare channels	Complementary outputs
General-purpose	TIM15	16 bits	Up	Any integer between 1 and 65536	Yes	2	1
General-purpose	TIM16, TIM17	16 bits	Up	Any integer between 1 and 65536	Yes	1	1
Basic	TIM6, TIM7	16 bits	Up	Any integer between 1 and 65536	Yes	0	No

3.42.1 Advanced-control timers (TIM1, TIM8)

The advanced-control timers can each be seen as a three-phase PWM multiplexed on six channels. They have complementary PWM outputs with programmable inserted dead-times. They can also be seen as complete general-purpose timers.

The four independent channels can be used for:

- Input capture
- Output compare
- PWM generation (edge or center-aligned modes) with full modulation capability (0 - 100%)
- One-pulse mode output

In Debug mode, the advanced-control timer counter can be frozen and the PWM outputs disabled in order to turn off any power switches driven by these outputs.

Many features are shared with the general-purpose TIMx timers (described in the next section) using the same architecture, so the advanced-control timers can work together with the TIMx timers via the *Timer Link* feature for synchronization or event chaining.

3.42.2 General-purpose timers (TIM2, TIM3, TIM4, TIM5, TIM15, TIM16, TIM17)

There are up to seven synchronizable general-purpose timers embedded in the STM32U585xx devices (see [Table 20](#) for differences). Each general-purpose timer can be used to generate PWM outputs, or act as a simple time base.

- TIM2, TIM3, TIM4 and TIM5

They are full-featured general-purpose timers with 32-bit auto-reload up/downcounter and 16-bit prescaler.

These timers feature four independent channels for input capture/output compare, PWM or one-pulse mode output. They can work together, or with the other general-purpose timers via the *Timer Link* feature for synchronization or event chaining.

The counters can be frozen in Debug mode.

All have independent DMA request generation and support quadrature encoders.

- TIM15, 16 and 17
They are general-purpose timers with mid-range features.
They have 16-bit auto-reload upcounters and 16-bit prescalers.
 - TIM15 has two channels and one complementary channel
 - TIM16 and TIM17 have one channel and one complementary channel
 All channels can be used for input capture/output compare, PWM or one-pulse mode output.
 The timers can work together via the *Timer Link* feature for synchronization or event chaining. The timers have independent DMA request generation.
 The counters can be frozen in Debug mode.

3.42.3 Basic timers (TIM6 and TIM7)

The basic timers are mainly used for DAC trigger generation. They can also be used as generic 16-bit timebase.

3.42.4 Low-power timers (LPTIM1, LPTIM2, LPTIM3, LPTIM4)

The devices embed four low-power timers. These timers have an independent clock and are running in Stop mode if they are clocked by HSI16, MSI, LSE, LSI or an external clock. They are able to wake up the system from Stop mode.

LPTIM1, LPTIM3, and LPTIM4 are active in Stop 0, Stop 1 and Stop 2 modes.

LPTIM2 is active in Stop 0 and Stop 1 mode.

The low-power timer supports the following features:

- 16-bit up counter with 16-bit autoreload register
- 3-bit prescaler with eight possible dividing factors (1, 2, 4, 8, 16, 32, 64, 128)
- Selectable clock
 - Internal clock sources: LSE, LSI, HSI16, MSIK (LPTIM1, LPTIM3, LPTIM4 only) or APB clock (LPTIM2 only)
 - External clock source over LPTIM input (working with no LP oscillator running, used by *Pulse Counter* application)
- 16-bit ARR autoreload register
- 16-bit capture/compare register
- Continuous/One-shot mode
- Selectable software/hardware input trigger
- Programmable digital glitch filter
- Configurable output: pulse, PWM
- Configurable I/O polarity
- Encoder mode
- Repetition counter
- Up to 2 independent channels for:
 - Input capture
 - PWM generation (edge-aligned mode)
 - One-pulse mode output
- Interrupt generation on 10 events

- DMA request generation on the following events:
 - Update event
 - Input capture

3.42.5 Infrared interface (IRTIM)

An infrared interface (IRTIM) for remote control is available on the device. It can be used with an infrared LED to perform remote control functions. It uses internal connections with TIM16 and TIM17.

3.42.6 Independent watchdog (IWDG)

The independent watchdog is based on a 12-bit downcounter and a 8-bit prescaler. It is clocked from an independent 32 kHz internal RC (LSI) and, as it operates independently from the main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free running timer for application timeout management. It is hardware or software configurable through the option bytes. The counter can be frozen in Debug mode.

3.42.7 Window watchdog (WWDG)

The window watchdog is based on a 7-bit downcounter that can be set as free running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early warning interrupt capability and the counter can be frozen in Debug mode.

3.42.8 SysTick timer

The Cortex-M33 with TrustZone embeds two SysTick timers.

When TrustZone is activated, two SysTick timer are available:

- SysTick, secure instance
- SysTick, non-secure instance

When TrustZone is disabled, only one SysTick timer is available. This timer (secure or non-secure) is dedicated to real-time operating systems, but can also be used as a standard down counter. It features:

- A 24-bit down counter
- Autoreload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source.

3.43 Real-time clock (RTC), tamper and backup registers

3.43.1 Real-time clock (RTC)

The RTC supports the following features:

- Calendar with subsecond, seconds, minutes, hours (12 or 24 format), weekday, date, month, year, in BCD (binary-coded decimal) format
- Binary mode with 32-bit free-running counter

- Automatic correction for 28, 29 (leap year), 30, and 31 days of the month
- Two programmable alarms
- On-the-fly correction from 1 to 32767 RTC clock pulses. This can be used to synchronize it with a master clock
- Reference clock detection: a more precise second source clock (50 or 60 Hz) can be used to enhance the calendar precision
- Digital calibration circuit with 0.95 ppm resolution, to compensate for quartz crystal inaccuracy
- Timestamp feature that can be used to save the calendar content. This function can be triggered by an event on the timestamp pin, or by a tamper event, or by a switch to V_{BAT} mode
- 17-bit auto-reload wakeup timer (WUT) for periodic events with programmable resolution and period
- TrustZone support:
 - RTC fully securable
 - Alarm A, alarm B, wakeup timer and timestamp individual secure or non-secure configuration
 - Alarm A, alarm B, wakeup timer and timestamp individual privileged protection

The RTC is supplied through a switch that takes power either from the V_{DD} supply when present or from the VBAT pin.

The RTC clock sources can be one of the following:

- 32.768 kHz external crystal (LSE)
- external resonator or oscillator (LSE)
- internal low-power RC oscillator (LSI, with typical frequency of 32 kHz)
- high-speed external clock (HSE), divided by a prescaler in the RCC.

The RTC is functional in V_{BAT} mode and in all low-power modes when it is clocked by the LSE. When clocked by the LSI, the RTC is not functional in V_{BAT} mode, but is functional in all low-power modes except Shutdown mode.

All RTC events (alarm, wakeup timer, timestamp) can generate an interrupt and wakeup the device from the low-power modes.

3.43.2 Tamper and backup registers (TAMP)

The anti-tamper detection circuit is used to protect sensitive data from external attacks. 32 32-bit backup registers are retained in all low-power modes and also in V_{BAT} mode. The backup registers, as well as other secrets in the device, are protected by this anti-tamper detection circuit with eight tamper pins and eleven internal tampers. The external tamper pins can be configured for edge detection, or level detection with or without filtering, or active tamper that increases the security level by auto checking that the tamper pins are not externally opened or shorted.

TAMP main features:

- A tamper detection can erase the backup registers, backup SRAM, SRAM2, caches and cryptographic peripherals.
- 32 32-bit backup registers:
 - The backup registers (TAMP_BKPxR) are implemented in the Backup domain that remains powered-on by V_{BAT} when the V_{DD} power is switched off.

- Up to 8 tamper pins for 8 external tamper detection events:
 - Active tamper mode: continuous comparison between tamper output and input to protect from physical open-short attacks
 - Flexible active tamper I/O management: from 4 meshes (each input associated to its own exclusive output) to 7 meshes (single output shared for up to 7 tamper inputs)
 - Passive tampers: ultra-low power edge or level detection with internal pull-up hardware management
 - Configurable digital filter
- 11 internal tamper events to protect against transient or environmental perturbation attacks:
 - Backup domain voltage monitoring
 - Temperature monitoring
 - LSE monitoring
 - RTC calendar overflow
 - JTAG/SWD access if RDP different from 0
 - Monotonic counter overflow
 - Cryptographic peripherals fault (RNG, SAES, AES, PKA)
 - Independent watchdog reset when tamper flag is already set
 - 3 ADC4 watchdogs
- Each tamper can be configured in two modes:
 - Hardware mode: immediate erase of secrets on tamper detection, including backup registers erase
 - Software mode: erase of secrets following a tamper detection launched by software
- Any tamper detection can generate a RTC time stamp event.
- TrustZone support:
 - Tamper secure or non-secure configuration
 - Backup registers configuration in 3 configurable-size areas:
 - 1 read/write secure area
 - 1 write secure/read non-secure area
 - 1 read/write non-secure area
 - Boot secret key (BHK) only usable by secure AES peripheral, stored in backup registers, protected against read and write access
- Tamper configuration and backup registers privilege protection
- Monotonic counter

3.44 Inter-integrated circuit interface (I2C)

The device embeds four I2C. Refer to [Table 21](#) for the features implementation.

The I²C bus interface handles communications between the microcontroller and the serial I²C bus. It controls all I²C bus-specific sequencing, protocol, arbitration and timing.

The I2C peripheral supports:

- I²C-bus specification and user manual rev. 5 compatibility:
 - Slave and Master modes, multimaster capability
 - Standard-mode (Sm), with a bit rate up to 100 Kbit/s
 - Fast-mode (Fm), with a bit rate up to 400 Kbit/s
 - Fast-mode Plus (Fm+), with a bit rate up to 1 Mbit/s and 20 mA output drive I/Os
 - 7-bit and 10-bit addressing mode, multiple 7-bit slave addresses
 - Programmable setup and hold times
 - Optional clock stretching
- System management bus (SMBus) specification rev 3.0 compatibility:
 - Hardware PEC (packet error checking) generation and verification with ACK control
 - Address resolution protocol (ARP) support
 - SMBus alert
- Power system management protocol (PMBus) specification rev 1.3 compatibility
- Independent clock: a choice of independent clock sources allowing the I²C communication speed to be independent from the PCLK reprogramming
- Autonomous functionality in Stop modes with wakeup from Stop capability
- Programmable analog and digital noise filters
- 1-byte buffer with DMA capability

Table 21. I2C implementation

I2C features ⁽¹⁾	I2C1	I2C2	I2C3	I2C4
Standard-mode (up to 100 Kbit/s)	X	X	X	X
Fast-mode (up to 400 Kbit/s)	X	X	X	X
Fast-mode Plus with 20 mA output drive I/Os (up to 1 Mbit/s)	X	X	X	X
Programmable analog and digital noise filters	X	X	X	X
SMBus/PMBus hardware support	X	X	X	X
Independent clock	X	X	X	X
Autonomous in Stop 0, Stop 1 mode with wakeup capability	X	X	X	X
Autonomous in Stop 2 mode with wakeup capability	-	-	X	-

1. X: supported

3.45 Universal synchronous/asynchronous receiver transmitter (USART/UART) and low-power universal asynchronous receiver transmitter (LPUART)

The devices embed three universal synchronous receiver transmitters (USART1, USART2 and USART3), two universal asynchronous receiver transmitters (UART4, UART5) and one low-power universal asynchronous receiver transmitter (LPUART1).

Table 22. USART, UART and LPUART features

USART modes/features ⁽¹⁾	USART1/2/3	UART4/5	LPUART1
Hardware flow control for modem	X	X	X
Continuous communication using DMA	X	X	X
Multiprocessor communication	X	X	X
Synchronous mode (master/slave)	X	-	-
Smartcard mode	X	-	-
Single-wire half-duplex communication	X	X	X
IrDA SIR ENDEC block	X	X	-
LIN mode	X	X	-
Dual-clock domain and wakeup from Stop mode	X ⁽²⁾	X ⁽²⁾	X ⁽³⁾
Receiver timeout interrupt	X	X	-
Modbus communication	X	X	-
Auto-baud rate detection	X	X	-
Driver enable	X	X	X
USART data length	7, 8 and 9 bits		
Tx/Rx FIFO	X	X	X
Tx/Rx FIFO size	8 bytes		
Autonomous mode	X	X	X

1. X = supported.

2. Wakeup supported from Stop 0 and Stop 1 modes.

3. Wakeup supported from Stop 0, Stop 1 and Stop 2 modes.

3.45.1 Universal synchronous/asynchronous receiver transmitter (USART/UART)

The USART offers a flexible means to perform full-duplex data exchange with external equipments requiring an industry standard NRZ asynchronous serial data format. A very wide range of baud rates can be achieved through a fractional baud rate generator.

The USART supports both synchronous one-way and half-duplex single-wire communications, as well as LIN (local interconnection network), Smartcard protocol, IrDA (infrared data association) SIR ENDEC specifications, and modem operations (CTS/RTS). Multiprocessor communications are also supported.

High-speed data communications up to 20 Mbauds are possible by using the DMA (direct memory access) for multibuffer configuration.

The USART main features are:

- Full-duplex asynchronous communication
- NRZ standard format (mark/space)
- Configurable oversampling method by 16 or 8 to achieve the best compromise between speed and clock tolerance
- Baud rate generator systems
- Two internal FIFOs for transmit and receive data
Each FIFO can be enabled/disabled by software and come with a status flag.
- A common programmable transmit and receive baud rate
- Dual-clock domain with dedicated kernel clock for peripherals independent from PCLK
- Auto baud rate detection
- Programmable data word length (7, 8 or 9 bits)
- Programmable data order with MSB-first or LSB-first shifting
- Configurable stop bits (1 or 2 stop bits)
- Synchronous Master/Slave mode and clock output/input for synchronous communications
- SPI slave transmission underrun error flag
- Single-wire half-duplex communications
- Continuous communications using DMA
- Received/transmitted bytes are buffered in reserved SRAM using centralized DMA
- Separate enable bits for transmitter and receiver
- Separate signal polarity control for transmission and reception
- Swappable Tx/Rx pin configuration
- Hardware flow control for modem and RS-485 transceiver
- Communication control/error detection flags
- Parity control:
 - Transmits parity bit
 - Checks parity of received data byte
- Interrupt sources with flags
- Multiprocessor communications: wakeup from Mute mode by idle line detection or address mark detection
- Autonomous functionality in Stop mode with wakeup from stop capability
- LIN master synchronous break send capability and LIN slave break detection capability
 - 13-bit break generation and 10/11-bit break detection when USART is hardware configured for LIN
- IrDA SIR encoder decoder supporting 3/16-bit duration for Normal mode
- Smartcard mode
 - Supports the T = 0 and T = 1 asynchronous protocols for smartcards as defined in the ISO/IEC 7816-3 standard
 - 0.5 and 1.5 stop bits for Smartcard operation

- Support for Modbus communication
 - Timeout feature
 - CR/LF character recognition

3.45.2 Low-power universal asynchronous receiver transmitter (LPUART)

The LPUART supports bidirectional asynchronous serial communication with minimum power consumption. It also supports half-duplex single-wire communication and modem operations (CTS/RTS). It allows multiprocessor communication.

Only a 32.768 kHz clock (LSE) is needed to allow LPUART communication up to 9600 baud. Therefore, even in Stop mode, the LPUART can wait for an incoming frame while having an extremely low energy consumption. Higher-speed clock can be used to reach higher baudrates.

The LPUART interface can be served by the DMA controller.

The LPUART main features are:

- Full-duplex asynchronous communications
- NRZ standard format (mark/space)
- Programmable baud rate
- From 300 baud/s to 9600 baud/s using a 32.768 kHz clock source
- Higher baud rates can be achieved by using a higher frequency clock source
- Two internal FIFOs to transmit and receive data
Each FIFO can be enabled/disabled by software and come with status flags for FIFO states.
- Dual-clock domain with dedicated kernel clock for peripherals independent from PCLK
- Programmable data word length (7 or 8 or 9 bits)
- Programmable data order with MSB-first or LSB-first shifting
- Configurable stop bits (1 or 2 stop bits)
- Single-wire half-duplex communications
- Continuous communications using DMA
- Received/transmitted bytes are buffered in reserved SRAM using centralized DMA
- Separate enable bits for transmitter and receiver
- Separate signal polarity control for transmission and reception
- Swappable Tx/Rx pin configuration
- Hardware flow control for modem and RS-485 transceiver
- Transfer detection flags:
 - Receive buffer full
 - Transmit buffer empty
 - Busy and end of transmission flags
- Parity control:
 - Transmits parity bit
 - Checks parity of received data byte

- Four error detection flags:
 - Overrun error
 - Noise detection
 - Frame error
 - Parity error
- Interrupt sources with flags
- Multiprocessor communications: wakeup from Mute mode by idle line detection or address mark detection
- Autonomous functionality in Stop mode with wakeup from Stop capability

3.46 Serial peripheral interface (SPI)

The devices embed three serial peripheral interfaces (SPI) that can be used to communicate with external devices while using the specific synchronous protocol. The SPI protocol supports half-duplex, full-duplex and simplex synchronous, serial communication with external devices.

The interface can be configured as master or slave and can operate in multi-slave or multi-master configurations. The device configured as master provides communication clock (SCK) to the slave device. The slave select (SS) and ready (RDY) signals can be applied optionally just to setup communication with concrete slave and to assure it handles the data flow properly. The Motorola® data format is used by default, but some other specific modes are supported as well.

The SPI main features are:

- Full-duplex synchronous transfers on three lines
- Half-duplex synchronous transfer on two lines (with bidirectional data line)
- Simplex synchronous transfers on two lines (with unidirectional data line)
- 4-bit to 32-bit data size selection or fixed to 8-bit and 16-bit only
- Multi master or multi slave mode capability
- Dual-clock domain, separated clock for the peripheral kernel that can be independent of PCLK
- Baud rate prescaler up to kernel frequency/2 or bypass from RCC in Master mode
- Protection of configuration and setting
- Hardware or software management of SS for both master and slave
- Adjustable minimum delays between data and between SS and data flow
- Configurable SS signal polarity and timing, MISO x MOSI swap capability
- Programmable clock polarity and phase
- Programmable data order with MSB-first or LSB-first shifting
- Programmable number of data within a transaction to control SS and CRC
- Dedicated transmission and reception flags with interrupt capability
- SPI Motorola® and Texas Instruments® formats support
- Hardware CRC feature can secure communication at the end of transaction by:
 - Adding CRC value in Tx mode
 - Automatic CRC error checking for Rx mode

- Error detection with interrupt capability in case of data overrun, CRC error, data underrun at slave, mode fault at master
- Two 16x or 8x 8-bit embedded Rx and TxFIFOs with DMA capability
- Programmable number of data in transaction
- Configurable FIFO thresholds (data packing)
- Configurable behavior at slave underrun condition (support of cascaded circular buffers)
- Autonomous functionality in Stop modes (handling of the transaction flow and required clock distribution) with wakeup from stop capability
- Optional status pin RDY signaling the slave device ready to handle the data flow.

Table 23. SPI features

SPI feature	SPI1, SPI2 (full feature set instances)	SPI3 (limited feature set instance)
Data size	Configurable from 4 to 32-bit	8/16-bit
CRC computation	CRC polynomial length configurable from 5 to 33-bit	CRC polynomial length configurable from 9 to 17-bit
Size of FIFOs	16x 8-bit	8x 8-bit
Number of transfered data	Unlimited, expandable	Up to 1024, no data counter
Autonomous in Stop 0, Stop 1 mode with wakeup capability	Yes	Yes
Autonomous in Stop 2 mode with wakeup capability	No	Yes

3.47 Serial audio interfaces (SAI)

The devices embed two SAIs. Refer to [Table 24: SAI implementation](#) for the features implementation. The SAI bus interface handles communications between the microcontroller and the serial audio protocol.

The SAI peripheral supports:

- Two independent audio sub-blocks that can be transmitters or receivers with their respective FIFO
- 8-word integrated FIFOs for each audio sub-block
- Synchronous or Asynchronous mode between the audio sub-blocks
- Master or slave configuration independent for both audio sub-blocks
- Clock generator for each audio block to target independent audio frequency sampling when both audio sub-blocks are configured in master mode
- Data size configurable: 8-, 10-, 16-, 20-, 24-, 32-bit
- Peripheral with large configurability and flexibility allowing to target as example the following audio protocol: I2S, LSB or MSB-justified, PCM/DSP, TDM, AC'97 and SPDIF out
- Up to 16 slots available with configurable size and with the possibility to select which ones are active in the audio frame
- Number of bits by frame may be configurable

- Frame synchronization active level configurable (offset, bit length, level)
- First active bit position in the slot is configurable
- LSB first or MSB first for data transfer
- Mute mode
- Stereo/mono audio frame capability
- Communication clock strobing edge configurable (SCK)
- Error flags with associated interrupts if enabled respectively
 - Overrun and underrun detection
 - Anticipated frame synchronization signal detection in Slave mode
 - Late frame synchronization signal detection in Slave mode
 - Codec not ready for the AC'97 mode in reception
- Interruption sources when enabled:
 - Errors
 - FIFO requests
- DMA interface with two dedicated channels to handle access to the dedicated integrated FIFO of each SAI audio sub-block.

Table 24. SAI implementation

SAI features ⁽¹⁾	SAI1	SAI2
I2S, LSB or MSB-justified, PCM/DSP, TDM, AC'97	X	X
Mute mode	X	X
Stereo/mono audio frame capability.	X	X
16 slots	X	X
Data size configurable: 8-, 10-, 16-, 20-, 24-, 32-bit	X	X
FIFO size	X (8 words)	X (8 words)
SPDIF	X	X
PDM	X	-

1. X: supported

3.48 Secure digital input/output and MultiMediaCards interface (SDMMC)

The SDMMC (SD/SDIO embedded MultiMediaCard eMMC™ host interface) provides an interface between the AHB bus and SD memory cards, SDIO cards and eMMC devices.

The MultiMediaCard system specifications are available through the MultiMediaCard association website at www.mmca.org, published by the MMCA technical committee.

SD memory card and SD I/O card system specifications are available through the SD card Association website at www.sdcard.org.

The SDMMC features include the following:

- Compliance with Embedded MultiMediaCard System Specification Version 5.1
Card support for three different databus modes: 1-bit (default), 4-bit and 8-bit (HS200 SDMMC_CK speed limited to maximum allowed I/O speed) (HS400 is not supported).
- Full compatibility with previous versions of MultiMediaCards (backward compatibility).
- Full compliance with *SD memory card specifications version 6.0*
(SDR104 SDMMC_CK speed limited to maximum allowed I/O speed, SPI mode and UHS-II mode not supported).
- Full compliance with *SDIO card specification version 4.0*
Card support for two different databus modes: 1-bit (default) and 4-bit (SDR104 SDMMC_CK speed limited to maximum allowed I/O speed, SPI mode and UHS-II mode not supported).
- Data transfer up to 208 Mbyte/s for the 8-bit mode
(Depending maximum allowed I/O speed).
- Data and command output enable signals to control external bidirectional drivers
- IDMA linked list support

The MultiMediaCard/SD bus connects cards to the host.

The current version of the SDMMC supports only one SD/SDIO/eMMC card at any one time and a stack of eMMC.

Table 25. SDMMC features

SDMMC modes/features ⁽¹⁾	SDMMC1	SDMMC2
Variable delay (SDR104, HS200)	X	X
SDMMC_CKIN	X	-
SDMMC_CDIN, SDMMC_D0DIR	X	-
SDMMC_D123DIR	X	-

1. X = supported.

When SDMMC peripherals are used simultaneously:

- Only one can be used in eMMC with 8-bit bus width.
- The SDMMC1 SDIO voltage switch use is mutually exclusive with SDMMC2 interfacing eMMC with 8-bit bus width, as follows:
 - If SDMMC1 has to support SDIO UHS-I modes (SDR12, SDR25, SDR50, SDR104 or DDR50), SDMMC2 cannot support eMMC with 8-bit bus width.
 - if SDMMC2 has to support eMMC with 8-bit bus width, SDMMC1 supports only SDIO default mode and high-speed mode.

3.49 Controller area network (FDCAN)

The controller area network (CAN) subsystem consists of one CAN module, a shared message RAM memory and a configuration block.

The modules (FDCAN) are compliant with ISO 11898-1: 2015 (CAN protocol specification version 2.0 part A, B) and CAN FD protocol specification version 1.0.

A 0.8-Kbyte message RAM implements filters, receives FIFOs, transmits event FIFOs and transmits FIFOs.

The FDCAN main features are:

- Conform with CAN protocol version 2.0 part A, B and ISO 11898-1: 2015, -4
- CAN FD with maximum 64 data bytes supported
- CAN error logging
- AUTOSAR and J1939 support
- Improved acceptance filtering
- 2 receive FIFOs of three payloads each (up to 64 bytes per payload)
- Separate signaling on reception of high priority messages
- Configurable transmit FIFO / queue of three payload (up to 64 bytes per payload)
- Configurable transmit Event FIFO
- Programmable loop-back test mode
- Maskable module interrupts
- Two clock domains: APB bus interface and CAN core kernel clock
- Power-down support

3.50 USB on-the-go full-speed (OTG_FS)

The devices embed a USB OTG full-speed device/host/OTG peripheral with integrated transceivers. The USB OTG_FS peripheral is compliant with the USB 2.0 specification and with the OTG 2.0 specification. It has software-configurable endpoint setting and supports suspend/resume.

This interface requires a precise 48 MHz clock that can be generated from the internal main PLL (the clock source must use a HSE crystal oscillator) or by the internal 48 MHz oscillator (HSI48) in Automatic-trimming mode. The synchronization for this oscillator can be taken from the USB data stream itself (SOF signalization) that allows crystal less operation.

The OTG_FS features are:

- USB-IF certified to the Universal Serial Bus Specification Rev 2.0
- On-chip full-speed PHY
- Full support (PHY) for the optional OTG (on-the-go) protocol detailed in the OTG Supplement Rev 2.0 specification
 - Integrated support for A-B device identification (ID line)
 - Integrated support for host negotiation protocol (HNP) and session request protocol (SRP)
 - Allows host to turn V_{BUS} off to conserve battery power in OTG applications
 - Supports OTG monitoring of V_{BUS} levels with internal comparators
 - Supports dynamic host-peripheral switch of role

- Software-configurable to operate as:
 - SRP capable USB FS peripheral (B-device)
 - SRP capable USB FS/LS host (A-device)
 - USB On-The-Go Full-Speed dual role device
- Supports FS SOF and LS keep-alives with
 - SOF pulse PAD connectivity
 - SOF pulse internal connection to timer (TIMx)
 - Configurable framing period
 - Configurable end of frame interrupt
- USB 2.0 link power management (LPM) support
- Includes power saving features such as system stop during USB suspend, switch-off of clock domains internal to the digital core, PHY and DFIFO power management.
- Dedicated RAM of 1.25 Kbytes with advanced FIFO control:
 - Configurable partitioning of RAM space into different FIFOs for flexible and efficient use of RAM
 - Each FIFO able to hold multiple packets
 - Dynamic memory allocation
 - Configurable FIFO sizes that are not powers of two to allow the use of contiguous memory locations
- Max guaranteed USB bandwidth for up to one frame (1 ms) without system intervention
- Support of charging port detection as described in *Battery Charging Specification* revision 1.2 on the FS PHY transceiver only.

Host-mode features:

- External charge pump for VBUS voltage generation.
- Up to 12 host channels (pipes): each channel is dynamically reconfigurable to allocate any type of USB transfer.
- Built-in hardware scheduler holding:
 - Up to 12 interrupt plus isochronous transfer requests in the periodic hardware queue
 - Up to 12 control plus bulk transfer requests in the non-periodic hardware queue
- Management of a shared Rx FIFO, a periodic Tx FIFO and a non-periodic Tx FIFO for efficient usage of the USB data RAM

Peripheral-mode features:

- 1 bidirectional control endpoint0
- 5 IN endpoints (EPs) configurable to support bulk, interrupt or isochronous transfers
- 5 OUT endpoints configurable to support bulk, interrupt or isochronous transfers
- Management of a shared Rx FIFO and a Tx-OUT FIFO for efficient usage of the USB data RAM
- Management of up to 6 dedicated Tx-IN FIFOs (one for each active IN EP) to put less load on the application
- Support for the soft disconnect feature

3.51 USB Type-C /USB Power Delivery controller (UCPD)

The device embeds one controller (UCPD) compliant with USB Type-C Cable and Connector Specification release 2.0 and USB Power Delivery Rev. 3.0 specifications.

The controller uses specific I/Os supporting the USB Type-C and USB power delivery requirements, featuring:

- USB Type-C pull-up (Rp, all values) and pull-down (Rd) resistors
- “Dead battery” support
- USB power delivery message transmission and reception
- FRS (fast role swap) support

The digital controller handles notably:

- USB Type-C level detection with debounce, generating interrupts
- FRS detection, generating an interrupt
- Byte-level interface for USB power delivery payload, generating interrupts (DMA compatible)
- USB power delivery timing dividers (including a clock prescaler)
- CRC generation/checking
- 4b5b encode/decode
- Ordered sets (with a programmable ordered set mask at receive)
- Frequency recovery in receiver during preamble

The interface offers low-power operation compatible with Stop mode, maintaining the capacity to detect incoming USB power delivery messages and FRS signaling.

3.52 Development support

3.52.1 Serial-wire/JTAG debug port (SWJ-DP)

The Arm SWJ-DP interface is embedded and is a combined JTAG and serial-wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

Debug is performed using two pins only instead of five required by the JTAG (JTAG pins can be re-used as GPIO with alternate function): the JTAG TMS and TCK pins are shared with SWDIO and SWCLK, respectively, and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.

3.52.2 Embedded Trace Macrocell

The Arm Embedded Trace Macrocell (ETM) provides a greater visibility of the instruction and data flow inside the CPU core by streaming compressed data at a very high rate from the devices through a small number of ETM pins to an external hardware trace port analyzer (TPA) device.


Real-time instruction and data flow activity be recorded and then formatted for display on the host computer that runs the debugger software. TPA hardware is commercially available from common development tool vendors.

The ETM operates with third party debugger software tools.

4 Pinout, pin description and alternate functions


4.1 Pinout/ballout schematics

Figure 7. LQFP48_SMPS pinout




1. The above figure shows the package top view.

Figure 8. LQFP48 pinout




1. The above figure shows the package top view.

Figure 9. UFQFPN48_SMPS pinout




1. The above figure shows the package top view.

Figure 10. UFQFPN48 pinout



1. The above figure shows the package top view.


Figure 11. LQFP64_SMPs pinout



MSv62929V1

1. The above figure shows the package top view.


Figure 12. LQFP64 pinout



MSv62923V1

1. The above figure shows the package top view.


Figure 13. WLCSP90-SMPS ballout



MSv62645V2


1. The above figure shows the package top view.

Figure 14. LQFP100_SMPS pinout




1. The above figure shows the package top view.

Figure 15. LQFP100 pinout




1. The above figure shows the package top view.

Figure 16. UFBGA132 _SMPS ballout



1. The above figure shows the package top view.


Figure 17. UFBGA132 ballout



MSv62925V2

1. The above figure shows the package top view.

Figure 18. LQFP144 _SMPS pinout




1. The above figure shows the package top view.

PE2 1
 PE3 2
 PE4 3
 PE5 4
 PE6 5
 VBAT 6
 PC13 7
 PC14-OSC32_IN 8
 PC15-OSC32_OUT 9
 PF0 10
 PF1 11
 PF2 12
 PF3 13
 PF4 14
 PF5 15
 VSS 16
 VDD 17
 PF6 18
 PF7 19
 PF8 20
 PF9 21
 PF10 22
 PH0-OSC_IN 23
 PH1-OSC_OUT 24
 NRST 25
 PC0 26
 PC1 27
 PC2 28
 PC3 29
 VSSA 30
 VREF- 31
 VREF+ 32
 VDDA 33
 PA0 34
 PA1 35
 PA2 36
 PA3 37
 VSS 38
 VDD 39
 PA4 40
 PA5 41
 PA6 42
 PA7 43
 PC4 44
 PC5 45
 PB0 46
 PB1 47
 PB2 48
 PF11 49
 PF12 50
 VSS 51
 VDD 52
 PF13 53
 PF14 54
 PF15 55
 PG0 56
 PG1 57
 PE7 58
 PE8 59
 PE9 60
 VSS 61
 VDD 62
 PE10 63
 PE11 64
 PE12 65
 PE13 66
 PE14 67
 PE15 68
 PB10 69
 VCAP 70
 VSS 71
 VDD 72
 VDD 144
 VSS 143
 PE1 142
 PE0 141
 PB9 140
 PB8 139
 PH3-BOOT0 138
 PB7 137
 PB6 136
 PB5 135
 PB4 134
 PB3 133
 PG15 132
 VDDIO2 131
 VSS 130
 PG14 129
 PG13 128
 PG12 127
 PG11 126
 PG10 125
 PG9 124
 PD7 123
 PD6 122
 VDD 121
 VSS 120
 PD5 119
 PD4 118
 PD3 117
 PD2 116
 PD1 115
 PD0 114
 PC12 113
 PC11 112
 PC10 111
 PA15 110
 PA14 109
 VDD 108
 VSS 107
 VDDUSB 106
 PA13 105
 PA12 104
 PA11 103
 PA10 102
 PA9 101
 PA8 100
 PC9 99
 PC8 98
 PC7 97
 PC6 96
 VDDIO2 95
 VSS 94
 PG8 93
 PG7 92
 PG6 91
 PG5 90
 PG4 89
 PG3 88
 PG2 87
 PD15 86
 PD14 85
 VDD 84
 VSS 83
 PD13 82
 PD12 81
 PD11 80
 PD10 79
 PD9 78
 PD8 77
 PB15 76
 PB14 75
 PB13 74
 PB12 73
 PA16 72
 VSS 71
 VDD 70
 VCAP 69
 PB10 68
 PE14 67
 PE13 66
 PE12 65
 PE11 64
 PE10 63
 VDD 62
 VSS 61
 PE9 60
 PE8 59
 PE7 58
 PG1 57
 PG0 56
 PF15 55
 PF14 54
 PF13 53
 VDD 52
 VSS 51
 PF12 50
 PF11 49
 PB2 48
 PB1 47
 PB0 46
 PC5 45
 PC4 44
 PA7 43
 PA6 42
 PA5 41
 PA4 40
 VDD 39
 VSS 38
 PA3 37

MSv62926V1


Figure 20. UFBGA169_SMPS ballout



MSv62933V3

1. The above figure shows the package top view.

Figure 21. UFBGA169 ballout



1. The above figure shows the package top view.

4.2 Pin description

Table 26. Legend/abbreviations used in the pinout table

Name		Abbreviation	Definition
Pin name		Unless otherwise specified in brackets below the pin name, the pin function during and after reset is the same as the actual pin name	
Pin type		S	Supply pin
		I	Input only pin
		I/O	Input/output pin
I/O structure		FT	5V-tolerant I/O
		TT	3.6V-tolerant I/O
		RST	Bidirectional reset pin with embedded weak pull-up resistor
		Option for TT or FT I/Os ⁽¹⁾	
		_a	I/O, with analog switch function supplied by V _{DDA}
		_c	I/O with USB Type-C power delivery function
		_d	I/O with USB Type-C power delivery dead battery function
		_f	I/O, Fm+ capable
		_h	I/O with high-speed low-voltage mode
		_s	I/O supplied only by V _{DDIO2}
		_t	I/O with a function supported in V _{BAT} mode
		_u	I/O, with USB function supplied by V _{DDUSB}
		_v	I/O very high-speed capable
Notes		Unless otherwise specified by a note, all I/Os are set as analog inputs during and after reset.	
Pin functions	Alternate functions	Functions selected through GPIOx_AFR registers	
	Additional functions	Functions directly selected/enabled through peripheral registers	

1. The related I/O structures in the table below are a concatenation of various options. Examples: FT_hat, FT_fs, FT_u, TT_a.

Table 27. STM32U585xx pin definitions⁽¹⁾

Pin number												Pin name (function after reset)	Pin type	I/O structure	Notes	AI
LQFP48 SMPs	LQFP64 SMPs	WL CSP90 SMPs	LQFP100 SMPs	UFBGA132 SMPs	LQFP144 SMPs	UFBGA169 SMPs	LQFP48	UQFPN48	LQFP64	LQFP100	UFBGA132	LQFP144	UFBGA169			
-	-	-	1	B3	1	A1	-	-	-	1	B3	1	A1	I/O	FT_ha	TRA SAI1 LPGF SAI1_
-	-	C15	2	A2	2	D3	-	-	-	2	A2	2	D3	I/O	FT_hat	TRA OC TSC_G FMC
-	-	D14	3	B2	3	C2	-	-	-	3	B2	3	C2	I/O	FT_hat	TRACED MDF1 DCML_C SAI1
-	-	E13	4	A1	4	D2	-	-	-	4	A1	4	D2	I/O	FT_hat	TRACED MDF1 DCML_C SAI1_
-	-	D16	5	C2	5	E4	-	-	-	5	C2	5	E4	I/O	FT_ht	TRACED DCML_C SAI1
1	1	C17	6	B1	6	C1	1	1	1	6	B1	6	C1	S	-	
-	-	-	-	-	-	F2	-	-	-	-	-	-	F2	S	-	

Table 27. STM32U585xx pin definitions⁽¹⁾ (continued)

Pin number													Pin name (function after reset)	Pin type	I/O structure	Notes	AI		
LQFP48 SMPs	UQFPN48 SMPs	LQFP64 SMPs	WLCSP90 SMPs	LQFP100 SMPs	UFBGA132 SMPs	LQFP144 SMPs	UFBGA169 SMPs	LQFP48	UQFPN48	LQFP64	LQFP100	UFBGA132						LQFP144	UFBGA169
2	2	2	E15	7	C3	7	E3	2	2	2	7	C3	7	E3	PC13	I/O	FT	(2) (3)	
3	3	3	D18	8	C1	8	D1	3	3	3	8	C1	8	D1	PC14- OSC32_IN (PC14)	I/O	FT	(2) (3)	
4	4	4	E17	9	D1	9	E1	4	4	4	9	D1	9	E1	PC15- OSC32_OUT (PC15)	I/O	FT	(2) (3)	
-	-	-	-	-	D2	10	E2	-	-	-	-	D2	10	E2	PF0	I/O	FT_fh	-	I2C2_SD FM
-	-	-	-	-	E2	11	F3	-	-	-	-	E2	11	F3	PF1	I/O	FT_fh	-	I2C2_SC FM
-	-	-	-	-	E1	12	F4	-	-	-	-	E1	12	F4	PF2	I/O	FT_h	-	LPTIM OCTOS
-	-	-	-	-	D3	13	G5	-	-	-	-	D3	13	G5	PF3	I/O	FT_h	-	LPTIM3_I FM
-	-	-	-	-	E3	14	G6	-	-	-	-	E3	14	G6	PF4	I/O	FT_hv	-	OCTOS
-	-	-	-	-	F2	15	G4	-	-	-	-	F2	15	G4	PF5	I/O	FT_hv	-	OCTOSP

Table 27. STM32U585xx pin definitions⁽¹⁾ (continued)

Pin number												Pin name (function after reset)	Pin type	I/O structure	Notes	AI
LQFP48 SMPs	UFQFPN48 SMPs	LQFP64 SMPs	WLCSP90 SMPs	LQFP100 SMPs	UFBGA132 SMPs	LQFP144 SMPs	UFBGA169 SMPs	LQFP48	UFQFPN48	LQFP64	LQFP100	UFBGA132	LQFP144	UFBGA169		
-	-	-	-	10	F6	16	H2	-	-	-	10	F6	16	H2	VSS	S
-	-	-	-	11	F7	17	G1	-	-	-	11	F7	17	G1	VDD	S
-	-	-	-	-	-	18	H6	-	-	-	-	-	18	H6	PF6	I/O
-	-	-	-	-	-	19	G2	-	-	-	-	-	19	G2	PF7	I/O
-	-	-	-	-	-	20	F1	-	-	-	-	-	20	F1	PF8	I/O
-	-	-	-	-	-	21	G3	-	-	-	-	-	21	G3	PF9	I/O
-	-	-	-	-	-	22	H4	-	-	-	-	-	22	H4	PF10	I/O
5	5	5	F18	12	F1	23	H1	5	5	5	12	F1	23	H1	PH0-OSC_IN (PH0)	I/O
6	6	6	F16	13	G1	24	J1	6	6	6	13	G1	24	J1	PH1-OSC_OUT (PH1)	I/O
7	7	7	G17	14	G2	25	H3	7	7	7	14	G2	25	H3	NRST	I/O
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	RST	-

AI

Notes

I/O structure

Pin type

Pin name
(function after
reset)

Pin number

LQFP48 SMPs

UFQFPN48 SMPs

LQFP64 SMPs

WLCSP90 SMPs

LQFP100 SMPs

UFBGA132 SMPs

LQFP144 SMPs

UFBGA169 SMPs

LQFP48

UFQFPN48

LQFP64

WLCSP90

LQFP100

UFBGA132

LQFP144

UFBGA169

Table 27. STM32U585xx pin definitions⁽¹⁾ (continued)

Pin number										Pin name (function after reset)	Pin type	I/O structure	Notes	AI
LQFP48 SMPs	UFQFPN48 SMPs	LQFP64 SMPs	WLCSP90 SMPs	LQFP100 SMPs	UFBGA132 SMPs	LQFP144 SMPs	UFBGA169 SMPs	UFQFPN48	LQFP48					
-	-	8	F14	15	H2	26	J2	-	-	PC0	I/O	FT_fha	-	LPTIM1_I I2C3_S MDF1_1 SDMN LPTIM
-	-	9	G15	16	G3	27	J3	-	-	PC1	I/O	FT_fhav	-	TRAC SPI2_N MDF1_1 OC SDMN
-	-	10	F12	17	F3	28	J4	-	-	PC2	I/O	FT_ha	-	LPTIM1_I MDF1_CC LPGP
-	-	11	G13	18	F4	29	K1	-	-	PC3	I/O	FT_ha	-	LPTIM1_I SAI OCTOSP LPTIM
8	-	12	H18	19	H1	30	K2	8	8	VSSA	S	-	-	
-	-	-	-	-	-	-	-	-	-	VREF-	S	-	-	
-	-	-	H16	20	J1	31	L1	-	-	VREF+	S	-	-	
9	9	13	J17	21	K1	32	L2	9	9	VDDA	S	-	-	

Table 27. STM32U585xx pin definitions⁽¹⁾ (continued)[illegible]

Table 27. STM32U585xx pin definitions⁽¹⁾ (continued)

Pin number		Pin name (function after reset)	Pin type	I/O structure	Notes	Alternate functions
LQFP48 SMPs	14	UFQFPN48 SMPs				OC SPI1_N DCM SAI1_
LQFP64 SMPs	20	WLCSP90 SMPs				CSLEEP TIM8 SPI1_S LPTIM
LQFP100 SMPs	28	LQFP100 SMPs				CDSTOP
UFBGA132 SMPs	L3	UFBGA132 SMPs				DCMI SPI1_MIS OC LPGP
LQFP144 SMPs	39	LQFP144 SMPs				
UFBGA169 SMPs	N1	UFBGA169 SMPs				
LQFP48	14	LQFP48				
LQFP64	20	LQFP64				
LQFP100	29	LQFP100				
UFBGA132	L3	UFBGA132				
LQFP144	40	LQFP144				
UFBGA169	N1	UFBGA169				
OPAMP2_VINM		PA4	I/O	TT_ha	-	
		PA5	I/O	TT_a	-	
		PA6	I/O	FT_ha	-	
		PA7	I/O	FT_fha	-	SRD TIM3 I2C3_S USART3_ LPTIM

Table 27. STM32U585xx pin definitions⁽¹⁾ (continued)

Table 27. STM32U585xx pin definitions⁽¹⁾ (continued)

Pin number													Pin name (function after reset)	Pin type	I/O structure	Notes	Alt			
LQFP48 SMPs	UFQFPN48 SMPs	LQFP64 SMPs	WLCSP90 SMPs	LQFP100 SMPs	UFBGA132 SMPs	LQFP144 SMPs	UFBGA169 SMPs	LQFP48	UFQFPN48	LQFP64	LQFP100	UFBGA132						LQFP144	UFBGA169	
-	-	26	K10	34	K4	45	L5	20	-	-	28	37	K4	48	L5	PB2	I/O	FT_hat	-	LPTIM I2C3 OC UCPD1
-	-	-	-	-	-	46	M5	-	-	-	-	-	K5	49	M5	PF11	I/O	FT_hv	-	OC DC LPTIM
-	-	-	-	-	L5	47	K6	-	-	-	-	-	L5	50	K6	PF12	I/O	FT_h	-	OCTOS LPTIM
-	-	-	-	-	-	48	M7	-	-	-	-	-	-	51	M7	VSS	S	-	-	
-	-	-	-	-	-	49	N7	-	-	-	-	-	-	52	N7	VDD	S	-	-	
-	-	-	-	-	M5	50	M6	-	-	-	-	-	M5	53	M6	PF13	I/O	FT_h	-	I2C4_SCL FMC
-	-	-	-	-	J5	51	L6	-	-	-	-	-	J5	54	L6	PF14	I/O	FT_fha	-	I2C4_SCL
-	-	-	-	-	L6	52	N6	-	-	-	-	-	L6	55	N6	PF15	I/O	FT_fha	-	I2C4_FM
-	-	-	-	-	M6	53	J6	-	-	-	-	-	M6	56	J6	PG0	I/O	FT_ha	-	OC TSC
-	-	-	-	-	K6	54	H7	-	-	-	-	-	K6	57	H7	PG1	I/O	FT_ha	-	OC TSC

Table 27. STM32U585xx pin definitions⁽¹⁾ (continued)

Pin number													Pin name (function after reset)	Pin type	I/O structure	Notes	Alt		
LQFP48 SMPs	UFQFPN48 SMPs	LQFP64 SMPs	WL CSP90 SMPs	LQFP100 SMPs	UFBGA132 SMPs	LQFP144 SMPs	UFBGA169 SMPs	LQFP48	UFQFPN48	LQFP64	LQFP100	UFBGA132	LQFP144	UFBGA169	PE7	I/O	FT_h	-	TIM1_ETR SAI1
-	-	-	J9	36	J6	56	K7	55	K7	L7	-	-	-	-	PE8	I/O	FT_h	-	TIM1_FMC
-	-	-	K8	37	M7	57	J7	-	-	-	40	M7	60	J7	PE9	I/O	FT_hv	-	TIM1 OCTOSP SAI1
-	-	-	-	-	-	58	-	-	-	-	-	-	61	-	VSS	S	-	-	
-	-	-	-	-	J4	59	-	-	-	-	-	J4	62	-	VDD	S	-	-	
-	-	-	J7	38	J7	60	H8	-	-	-	41	J7	63	H8	PE10	I/O	FT_hav	-	TIM1 MDF1 OCTOSP SAI1_
-	-	-	-	39	L7	61	M8	-	-	-	42	L7	64	M8	PE11	I/O	FT_ha	-	TIM MDF1 OCTOSP
-	-	-	-	40	J8	62	N8	-	-	-	43	J8	65	N8	PE12	I/O	FT_ha	-	TIM1 MDF1 OCTOSP
-	-	-	-	41	M8	63	L8	-	-	-	44	M8	66	L8	PE13	I/O	FT_ha	-	TIM MDF1 OCTOSP

Table 27. STM32U585xx pin definitions⁽¹⁾ (continued)

Pin number														Pin name (function after reset)	Pin type	I/O structure	Notes	AI	
LQFP48 SMPs	UFQFPN48 SMPs	LQFP64 SMPs	WLSP90 SMPs	LQFP100 SMPs	UFBGA132 SMPs	LQFP144 SMPs	UFBGA169 SMPs	LQFP48	UFQFPN48	LQFP64	LQFP100	UFBGA132	LQFP144						UFBGA169
-	-	-	-	42	K8	64	K8	-	-	-	45	K8	67	K8	PE14	I/O	FT_h	-	TIM1 SPI1_MIS FMC
-	-	-	-	43	L8	65	M9	-	-	-	46	L8	68	M9	PE15	I/O	FT_h	-	TIM1 SPI1_MO FMC
-	27	H6	44	44	K9	66	K9	21	29	47	K9	K9	69	K9	PB10	I/O	FT_fhv	-	TIM2 I2C4_S SPI2 LPUART OC LPGPIO SAI1
-	-	-	45	45	L9	67	L9	-	-	-	-	L9	-	L9	PB11	I/O	FT_fh	-	TIM I2C2_S USART OC COMB
20	28	K6	46	46	M10	68	N9	-	-	-	-	-	-	-	VLXSMPS	S	-	-	
21	29	K4	47	47	M9	69	N10	-	-	-	-	-	-	-	VDDSMPS	S	-	-	
22	30	J5	48	48	L10	70	M10	-	-	-	-	-	-	-	VSSSMPS	S	-	-	
-	-	-	-	-	-	-	-	22	30	48	L10	L10	70	N11	VCAP	S	-	-	
23	31	K2	49	49	M11	71	N11	-	-	-	-	-	-	-	VDD11	S	-	-	
24	32	J3	50	50	E9	72	M11	23	31	49	E9	E9	71	M11	VSS	S	-	-	
25	33	J1	51	51	D4	73	N12	24	32	50	D4	D4	72	N12	VDD	S	-	-	

Table 27. STM32U585xx pin definitions⁽¹⁾ (continued)

Table 27. STM32U585xx pin definitions⁽¹⁾ (continued)

Pin number														Pin name (function after reset)	Pin type	I/O structure	Notes	AI
LQFP48 SMPs	LQFP64 SMPs	WLSP90 SMPs	LQFP100 SMPs	UFBGA132 SMPs	LQFP144 SMPs	UFBGA169 SMPs	LQFP48	UFQFPN48	LQFP64	LQFP100	UFBGA132	LQFP144	UFBGA169					
-	-	-	56	J10	78	L13	-	-	-	56	J10	78	L13	L13	I/O	FT_h	-	LPTIM DCMI_ FMC_ LPTIM
-	-	-	57	M12	79	K11	-	-	-	57	M12	79	K11	K11	I/O	FT_ha	-	LPTIM TSC SAI2_S
-	-	-	58	J11	80	M13	-	-	-	58	J11	80	M13	M13	I/O	FT_ha	-	I2C4_S FMC_CLE LPTIM
-	-	-	59	J12	81	K10	-	-	-	59	J12	81	K10	K10	I/O	FT_fha	-	TIM USART3 FMC_ALE LPTIM
-	-	-	60	H11	82	K12	-	-	-	60	H11	82	K12	K12	I/O	FT_fha	-	TIM TSC_C FMC_ LPTIM
-	-	-	-	-	83	J12	-	-	-	-	-	83	J12	J12	S	-	-	
-	-	-	-	-	84	J13	-	-	-	-	-	84	J13	J13	S	-	-	
-	-	G1	61	H10	85	J10	-	-	-	61	H10	85	J10	J10	I/O	FT_h	-	TIM LPTIM
-	-	G3	62	H12	86	J11	-	-	-	62	H12	86	J11	J11	I/O	FT_h	-	TIM LPTIM

Table 27. STM32U585xx pin definitions⁽¹⁾ (continued)

Pin number												Pin name (function after reset)	Pin type	I/O structure	Notes	AI
LQFP48 SMPs	UFQFPN48 SMPs	LQFP64 SMPs	WL CSP90 SMPs	LQFP100 SMPs	UFBGA132 SMPs	LQFP144 SMPs	UFBGA169 SMPs	LQFP48	UFQFPN48	LQFP64	LQFP100	UFBGA132	LQFP144	UFBGA169		
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	SPI SAI2_
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	SPI SAI2_
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	SPI SAI2_
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	SPI1 FMC
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	OC I2C3_ LP UCPD1
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	SAI OC MDF1_ UCPD SAI1_
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	I2C3_
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	CSLEEP MDF1_ TSC_G4_ SDMM SAI2_

Table 27. STM32U585xx pin definitions⁽¹⁾ (continued)

Pin number													Pin name (function after reset)	Pin type	I/O structure	Notes	AI
LQFP48 SMPs	UFQFPN48 SMPs	LQFP64 SMPs	WLCSP90 SMPs	LQFP100 SMPs	UFBGA132 SMPs	LQFP144 SMPs	UFBGA169 SMPs	LQFP48	UFQFPN48	LQFP64	LQFP100	UFBGA132					
-	38	F4	64	E10	97	G12	-	38	64	E10	97	G12	PC7	I/O	FT_a	-	CDSTOP MDF1_S TSC_G4 SDMM SAI2_M
-	39	F2	65	E12	98	G10	-	39	65	E12	98	G10	PC8	I/O	FT_a	-	SRDSTOP TSC_G4 SDMM
-	40	F6	66	E11	99	G9	-	40	66	E11	99	G9	PC9	I/O	FT_a	-	TRAC TIM DCMI_D3 OTG_F LPTIM
29	41	F8	67	D12	100	G7	29	41	67	D12	100	G7	PA8	I/O	FT_hv	-	MCO, SPI1 OTG_ SAI1_3
30	42	E11	68	D10	101	G11	30	42	68	D10	101	G11	PA9	I/O	FT_u	-	TIM DC USART TIM1



Table 27. STM32U585xx pin definitions⁽¹⁾ (continued)

Pin number												Pin name (function after reset)	Pin type	I/O structure	Notes	AI		
LQFP48 SMPs	UFQFPN48 SMPs	LQFP64 SMPs	WL CSP90 SMPs	LQFP100 SMPs	UFBGA132 SMPs	LQFP144 SMPs	UFBGA169 SMPs	LQFP48	UFQFPN48	LQFP64	LQFP100						UFBGA132	LQFP144
31	43	E1	69	D11	102	F11	UFBGA169 SMPs	31	43	69	D11	102	F11	PA10	I/O	FT_u	-	CRS LPT DC USART1 SAI1_
32	44	E3	70	C12	103	G13		32	44	70	C12	103	G13	PA11	I/O	FT_u	-	TIM1 SPI1_ FDCAN1_
33	45	D2	71	B12	104	F13		33	45	71	B12	104	F13	PA12	I/O	FT_u	-	TIM OC USART1 OTG_FS
34	46	D4	72	C10	105	F12		34	46	72	C10	105	F12	PA13 (JTMS/ SWDIO)	I/O	FT	(5)	JTMS OTG_FS
-	47	-	-	-	-	-		-	47	-	-	-	-	VSS	S	-	-	
-	48	C1	73	A12	106	E13		-	48	73	A12	106	E13	VDDUSB	S	-	-	
35	-	B2	74	H4	107	E12		35	-	74	H4	107	E12	VSS	S	-	-	
36	-	A1	75	D9	108	D13		36	-	75	D9	108	D13	VDD	S	-	-	
37	49	C3	76	C11	109	C10		37	49	76	C11	109	C10	PA14 (JTCK/ SWCLK)	I/O	FT	(5)	JTCK/S I2C1_ OTG_

Table 27. STM32U585xx pin definitions⁽¹⁾ (continued)

Pin number		Pin name (function after reset)	Pin type	I/O structure	Notes	AI
LQFP48 SMPs	38	UFPN48 SMPs				JTDI, T USAI SPI3_N UART4
LQFP64 SMPs	50	WLCSP90 SMPs				
LQFP100 SMPs	77	LQFP100 SMPs				
UFBGA132 SMPs	A11	UFBGA132 SMPs				
LQFP144 SMPs	110	LQFP144 SMPs				
UFBGA169 SMPs	A10	UFBGA169 SMPs				
LQFP48	38	UFPN48				
LQFP64	50					
LQFP100	77					
UFBGA132	A11					
LQFP144	110					
UFBGA169	A10					
LQFP48 SMPs	-					
LQFP64 SMPs	51					
LQFP100 SMPs	78					
UFBGA132 SMPs	B11					
LQFP144 SMPs	111					
UFBGA169 SMPs	C9					
LQFP48	-					
LQFP64	52					
LQFP100	79					
UFBGA132	A10					
LQFP144	112					
UFBGA169	A9					
LQFP48	-					
LQFP64	53					
LQFP100	80					
UFBGA132	B10					
LQFP144	113					
UFBGA169	E8					
LQFP48	-					
LQFP64	53					
LQFP100	81					
UFBGA132	C9					
LQFP144	114					
UFBGA169	B9					
LQFP48	-					
LQFP64	-					
LQFP100	82					
UFBGA132	B9					
LQFP144	115					
UFBGA169	F6					
LQFP48	-					
LQFP64	-					
LQFP100	82					
UFBGA132	B9					
LQFP144	115					
UFBGA169	F6					
LQFP48	-					
LQFP64	-					
LQFP100	82					
UFBGA132	B9					
LQFP144	115					
UFBGA169	F6					
LQFP48	-					
LQFP64	-					
LQFP100	82					
UFBGA132	B9					
LQFP144	115					
UFBGA169	F6					
LQFP48	-					
LQFP64	-					
LQFP100	82					
UFBGA132	B9					
LQFP144	115					
UFBGA169	F6					
LQFP48	-					
LQFP64	-					
LQFP100	82					
UFBGA132	B9					
LQFP144	115					
UFBGA169	F6					
LQFP48	-					
LQFP64	-					
LQFP100	82					
UFBGA132	B9					
LQFP144	115					
UFBGA169	F6					
LQFP48	-					
LQFP64	-					
LQFP100	82					
UFBGA132	B9					
LQFP144	115					
UFBGA169	F6					
LQFP48	-					
LQFP64	-					
LQFP100	82					
UFBGA132	B9					
LQFP144	115					
UFBGA169	F6					
LQFP48	-					
LQFP64	-					
LQFP100	82					
UFBGA132	B9					
LQFP144	115					
UFBGA169	F6					
LQFP48	-					
LQFP64	-					
LQFP100	82					
UFBGA132	B9					
LQFP144	115					
UFBGA169	F6					
LQFP48	-					
LQFP64	-					
LQFP100	82					
UFBGA132	B9					
LQFP144	115					
UFBGA169	F6					
LQFP48	-					
LQFP64	-					
LQFP100	82					
UFBGA132	B9					
LQFP144	115					
UFBGA169	F6					
LQFP48	-					
LQFP64	-					
LQFP100	82					
UFBGA132	B9					
LQFP144	115					
UFBGA169	F6					
LQFP48	-					
LQFP64	-					
LQFP100	82					
UFBGA132	B9					
LQFP144	115					
UFBGA169	F6					
LQFP48	-					
LQFP64	-					
LQFP100	82					
UFBGA132	B9					
LQFP144	115					
UFBGA169	F6					
LQFP48	-					
LQFP64	-					
LQFP100	82					
UFBGA132	B9					
LQFP144	115					
UFBGA169	F6					
LQFP48	-					
LQFP64	-					
LQFP100	82					
UFBGA132	B9					
LQFP144	115					
UFBGA169	F6					
LQFP48	-					
LQFP64	-					
LQFP100	82					
UFBGA132	B9					
LQFP144	115					
UFBGA169	F6					
LQFP48	-					
LQFP64	-					
LQFP100	82					
UFBGA132	B9					
LQFP144	115					
UFBGA169	F6					
LQFP48	-					
LQFP64	-					
LQFP100	82					
UFBGA132	B9					
LQFP144	115					
UFBGA169	F6					
LQFP48	-					
LQFP64	-					
LQFP100	82					
UFBGA132	B9					
LQFP144	115					
UFBGA169	F6					
LQFP48	-					
LQFP64	-					
LQFP100	82					
UFBGA132	B9					
LQFP144	115					
UFBGA169	F6					
LQFP48	-					
LQFP64	-					
LQFP100	82					
UFBGA132	B9					
LQFP144	115					
UFBGA169	F6					
LQFP48	-					
LQFP64	-					
LQFP100	82					
UFBGA132	B9					
LQFP144	115					
UFBGA169	F6					
LQFP48	-					
LQFP64	-					
LQFP100	82					
UFBGA132	B9					
LQFP144	115					
UFBGA169	F6					
LQFP48	-					
LQFP64	-					
LQFP100	82					
UFBGA132	B9					
LQFP144	115					
UFBGA169	F6					
LQFP48	-					
LQFP64	-					
LQFP100	82					
UFBGA132	B9					
LQFP144	115					
UFBGA169	F6					
LQFP48	-					
LQFP64	-					
LQFP100	82					
UFBGA132	B9					
LQFP144	115					
UFBGA169	F6					
LQFP48	-					
LQFP64	-					
LQFP100	82					
UFBGA132	B9					
LQFP144	115					
UFBGA169	F6					
LQFP48	-					
LQFP64	-					
LQFP100	82					
UFBGA132	B9					
LQFP144	115					
UFBGA169	F6					
LQFP48	-					
LQFP64	-					
LQFP100	82					
UFBGA132	B9					
LQFP144	115					
UFBGA169	F6					
LQFP48	-					
LQFP64	-					
LQFP100	82					
UFBGA132	B9					
LQFP144	115					
UFBGA169	F6					
LQFP48	-					
LQFP64	-					
LQFP100	82					
UFBGA132	B9					
LQFP144	115					
UFBGA169	F6					
LQFP48	-					
LQFP64	-					
LQFP100	82					
UFBGA132	B9					
LQFP144	115					
UFBGA169	F6					
LQFP48	-					
LQFP64	-					
LQFP100	82					
UFBGA132	B9					
LQFP144	115					
UFBGA169	F6					
LQFP48	-					
LQFP64	-					
LQFP100	82					
UFBGA132	B9					
LQFP144	115					
UFBGA169	F6					
LQFP48	-					
LQFP64	-					
LQFP100	82					
UFBGA132	B9					
LQFP144	115					
UFBGA169	F6					
LQFP48	-					
LQFP64	-					
LQFP100	82					
UFBGA132	B9					
LQFP144	115					
UFBGA169	F6					
LQFP48	-					
LQFP64	-					
LQFP100	82					
UFBGA132	B9					
LQFP144	115					
UFBGA169	F6					
LQFP48	-					
LQFP64	-					
LQFP100	82					
UFBGA132	B9					
LQFP144	115					
UFBGA169	F6					
LQFP48	-					
LQFP64	-					
LQFP100	82					
UFBGA132	B9					
LQFP144	115					
UFBGA169</						

Table 27. STM32U585xx pin definitions⁽¹⁾ (continued)

Table 27. STM32U585xx pin definitions⁽¹⁾ (continued)

[illegible]

Table 27. STM32U585xx pin definitions⁽¹⁾ (continued)

Pin number												Pin name (function after reset)	Pin type	I/O structure	Notes	AI				
LQFP48 SMPs	UFQFPN48 SMPs	LQFP64 SMPs	WL CSP90 SMPs	LQFP100 SMPs	UFBGA132 SMPs	LQFP144 SMPs	UFBGA169 SMPs	LQFP48	UFQFPN48	LQFP64	LQFP100	UFBGA132	LQFP144	UFBGA169	-	VSS	S	-	-	
-	-	-	A11	-	D8	130	A6	-	-	-	-	D8	131	A6	-	VDDIO2	S	-	-	
-	-	-	-	-	-	131	A5	-	-	-	-	B4	132	A5	PG15	I/O	FT_hs	-	-	LPTIM_OC DCMI_D11
39	-	55	D10	89	C6	132	D6	39	-	55	89	C6	133	D6	PB3 (JTDO/TRACES WO)	I/O	FT_fa	-	-	JTDO/TT LPTIM_I2C1_SD USART1_LPGPIC SAI1_N
40	-	56	C11	90	B6	133	B6	40	-	56	90	B6	134	B6	PB4 (NJTRST)	I/O	FT_fa	(5)	-	NJTRST_L ADF_SPI1 USART1_DC LPGPIC_SAI1_N
41	-	57	D12	91	D6	134	C6	41	-	57	91	D6	135	C6	PB5	I/O	FT_havd	-	-	LPTIM_OC I2C1_SPI3_MC UART_DC COMP_TIM1

Table 27. STM32U585xx pin definitions⁽¹⁾ (continued)

[illegible]

Table 27. STM32U585xx pin definitions⁽¹⁾ (continued)

Pin number														Pin name (function after reset)	Pin type	I/O structure	Notes	Alt	
LQFP48 SMPs	UFQFPN48 SMPs	LQFP64 SMPs	WLCSP90 SMPs	LQFP100 SMPs	UFBGA132 SMPs	LQFP144 SMPs	UFBGA169 SMPs	LQFP48	UFQFPN48	LQFP64	LQFP100	UFBGA132	LQFP144						UFBGA169
-	-	-	-	97	C4	140	D4	-	-	-	97	C4	141	D4	PE0	I/O	FT_h	-	TIM4_E LPGP TIM1
-	-	-	-	-	A3	141	C4	-	-	-	98	A3	142	C4	PE1	I/O	FT_h	-	DCMI_D TIM1
-	-	-	-	-	-	-	-	-	-	-	-	-	-	A4	VCAP	S	-	-	
46	62	A17	98	98	B4	142	A4	-	-	-	-	-	-	-	VDD11	S	-	-	
47	63	B16	99	99	E4	143	B4	47	63	99	99	E4	143	B4	VSS	S	-	-	
48	64	B18	100	100	J9	144	A3	48	64	100	100	J9	144	A3	VDD	S	-	-	
-	-	-	-	-	-	-	B11	-	-	-	-	-	-	B11	VSS	S	-	-	
-	-	-	-	-	-	-	F10	-	-	-	-	-	-	F10	PH2	I/O	FT_h	-	OCTOSP
-	-	-	-	-	-	-	E10	-	-	-	-	-	-	E10	PH4	I/O	FT_fh	-	I2C2_SC PSS
-	-	-	-	-	-	-	F9	-	-	-	-	-	-	F9	PH5	I/O	FT_f	-	DCMI_
-	-	-	-	-	-	-	E11	-	-	-	-	-	-	E11	PH6	I/O	FT_hv	-	I2C2_SMF DCMI_D
-	-	-	-	-	-	-	F8	-	-	-	-	-	-	F8	PH7	I/O	FT_fh fv	-	I2C3_SC DCMI_D
-	-	-	-	-	-	-	D12	-	-	-	-	-	-	D12	PH8	I/O	FT_fh	-	I2C3_SD DCM

Table 27. STM32U585xx pin definitions⁽¹⁾ (continued)

Pin number														Pin name (function after reset)	Pin type	I/O structure	Notes	AI	
LQFP48 SMPs	UQFPN48 SMPs	LQFP64 SMPs	WLSP90 SMPs	LQFP100 SMPs	UFBGA132 SMPs	LQFP144 SMPs	UFBGA169 SMPs	LQFP48	UQFPN48	LQFP64	LQFP100	UFBGA132	LQFP144						UFBGA169
-	-	-	-	-	-	-	-	-	-	-	-	-	-	E9	PH9	I/O	FT_h	-	I2C3_SMI DCML_D
-	-	-	-	-	-	-	-	-	-	-	-	-	-	C13	PH10	I/O	FT_h	-	TIM5_CH DCML_D
-	-	-	-	-	-	-	-	-	-	-	-	-	-	D9	PH11	I/O	FT_h	-	TIM5_CH DCML_D
-	-	-	-	-	-	-	-	-	-	-	-	-	-	B13	PH12	I/O	FT_h	-	TIM5_OC DCML_D
-	-	-	-	-	-	-	-	-	-	-	-	-	-	C12	PH13	I/O	FT	-	TIM8
-	-	-	-	-	-	-	-	-	-	-	-	-	-	C11	PH14	I/O	FT	-	TIM8 DCML_D
-	-	-	-	-	-	-	-	-	-	-	-	-	-	A13	PH15	I/O	FT_h	-	TIM8_CH DCML_D1
-	-	-	-	-	-	-	-	-	-	-	-	-	-	A11	VDD	S	-	-	
-	-	-	-	-	-	-	-	-	-	-	-	-	-	B12	PI0	I/O	FT_h	-	TIM5_CH SPI2_NS
-	-	-	-	-	-	-	-	-	-	-	-	-	-	A12	PI1	I/O	FT_h	-	SPI2_SC DCML_D
-	-	-	-	-	-	-	-	-	-	-	-	-	-	D11	PI2	I/O	FT_hv	-	TIM5_OC DCML_D

Table 27. STM32U585xx pin definitions⁽¹⁾ (continued)

Pin number		Pin name (function after reset)	Pin type	I/O structure	Notes	AP
LQFP48 SMPs	UFGFPN48 SMPs	-	-	-	-	TIM8_OC DCMI_D1
LQFP64 SMPs	UFGFPN48 SMPs	-	-	-	-	
WLSP90 SMPs	LQFP100 SMPs	-	-	-	-	
LQFP144 SMPs	UFBGA132 SMPs	-	-	-	-	
LQFP144 SMPs	LQFP144 SMPs	-	-	-	-	
UFBGA169 SMPs	UFGFPN48 SMPs	-	-	-	-	
LQFP64 SMPs	LQFP48 SMPs	-	-	-	-	
LQFP100 SMPs	LQFP100	-	-	-	-	
UFBGA132 SMPs	UFBGA132	-	-	-	-	
LQFP144	LQFP144	-	-	-	-	
UFBGA169	UFBGA169	D10	D10	PI3	I/O FT_h	

1. Function availability depends on the chosen device.
2. PC13, PC14 and PC15 are supplied through the power switch (by V_{SW}). Since the switch only sinks a limited amount of current (3 in output mode is limited):
 - The speed must not exceed 2 MHz with a maximum load of 30 pF.
 - These GPIOs must not be used as current sources (for example to drive a LED).
3. After a Backup domain power-up, PC13, PC14 and PC15 operate as GPIOs. Their function depends then on the content of the RTC_CR register. For details on how to manage these GPIOs, refer to the Backup domain and RTC register descriptions in the product manual.
4. After reset, a pull-down resistor ($R_d = 5.1\text{ k}\Omega$ from UCPD1 peripheral) can be activated on PA15 and PB15 (UCPD1_CC1, UCPD1_CC2) (UCPD1_CC1 is activated by high level on PB5 (UCPD1_DBCC1). The pull-down on PB15 (UCPD1_CC2) is activated by high level on PB5 (UCPD1_DBCC1). This pull-down control (dead battery support on UCPD) can be disabled by setting UCPD_DBDIS = 1 in the PWR_UCPDR register.
5. After reset, this pin is configured as JTAG/SWD alternate functions. The internal pull-up on PA15, PA13, PB4 pins and the internal pull-down on PA15, PA13, PB4 pins are configured as JTAG/SWD alternate functions. The internal pull-up on PA15, PA13, PB4 pins and the internal pull-down on PA15, PA13, PB4 pins are configured as JTAG/SWD alternate functions.

4.3 Alternate functions

Table 28. Alternate function AF0 to AF7⁽¹⁾

Port	AF0	AF1	AF2	AF3	AF4	AF5
	CRS/LPTIM1/ SYS_AF	LPTIM1/ TIM1/2/5/8	LPTIM1/2/3/ TIM1/2/3/4/5	ADF1/I2C4/ OCTOSPIM_P1/ OTG_FS/SAI1/ SPI2/TIM1/8/ USART2	DCMI/ I2C1/2/3/4/ LPTIM3	DCMI/I2C4/MDF1/ OCTOSPIM_P1/2/ SPI1/2/3
PA0	-	TIM2_CH1	TIM5_CH1	TIM8_ETR	-	-
PA1	LPTIM1_CH2	TIM2_CH2	TIM5_CH2	-	I2C1_SMBA	SPI1_SCK
PA2	-	TIM2_CH3	TIM5_CH3	-	-	SPI1_RDY
PA3	-	TIM2_CH4	TIM5_CH4	SAI1_CK1	-	-
PA4	-	-	-	OCTOSPIM_P1 _NCS	-	SPI1_NSS
PA5	CSLEEP	TIM2_CH1	TIM2_ETR	TIM8_CH1N	PSSI_D14	SPI1_SCK
PA6	CDSTOP	TIM1_BKIN	TIM3_CH1	TIM8_BKIN	DCMI_PIXCL K/PSSI_ PDCK	SPI1_MISO
PA7	SRDSTOP	TIM1_CH1N	TIM3_CH2	TIM8_CH1N	I2C3_SCL	SPI1_MOSI
PA8	MCO	TIM1_CH1	-	SAI1_CK2	-	SPI1_RDY
PA9	-	TIM1_CH2	-	SPI2_SCK	-	DCMI_D0/PSSI_D
PA10	CRS_SYNC	TIM1_CH3	LPTIM2_IN2	SAI1_D1	-	DCMI_D1/PSSI_D
PA11	-	TIM1_CH4	TIM1_BKIN2	-	-	SPI1_MISO
PA12	-	TIM1_ETR	-	-	-	SPI1_MOSI
PA13	JTMS/SWDIO	IR_OUT	-	-	-	-
PA14	JTCK/SWCLK	LPTIM1_CH1	-	-	I2C1_SMBA	I2C4_SMBA
PA15	JTDI	TIM2_CH1	TIM2_ETR	USART2_RX	-	SPI1_NSS



Table 28. Alternate function AF0 to AF7⁽¹⁾ (continued)

Port	AF0	AF1	AF2	AF3	AF4	AF5
	CRS/LPTIM1/ SYS_AF	LPTIM1/ TIM1/2/5/8	LPTIM1/2/3/ TIM1/2/3/4/5	ADF1/I2C4/ OCTOSPIM_P1/ OTG_FS/SAI1/ SPI2/TIM1/8/ USART2	DCMI/ I2C1/2/3/4/ LPTIM3	DCMI/I2C4/MDF1/ OCTOSPIM_P1/2/ SPI1/2/3
Port B	PB0	-	TIM1_CH2N	TIM8_CH2N	LPTIM3_CH1	SPI1_NSS
	PB1	-	TIM1_CH3N	TIM8_CH3N	LPTIM3_CH2	-
	PB2	-	LPTIM1_CH1	TIM8_CH4N	I2C3_SMBA	SPI1_RDY
	PB3	JTDO/ TRACESWO	TIM2_CH2	LPTIM1_CH1	I2C1_SDA	SPI1_SCK
	PB4	NJTRST	LPTIM1_CH2	ADF1_CCK0	I2C3_SDA	SPI1_MISO
	PB5	-	LPTIM1_IN1	OCTOSPIM_ P1_NCLK	I2C1_SMBA	SPI1_MOSI
	PB6	-	LPTIM1_ETR	TIM8_BKIN2	I2C1_SCL	I2C4_SCL
	PB7	-	LPTIM1_IN2	TIM8_BKIN	I2C1_SDA	I2C4_SDA
	PB8	-	-	SAI1_CK1	I2C1_SCL	MDF1_CCK0
	PB9	-	IR_OUT	SAI1_D2	I2C1_SDA	SPI2_NSS
	PB10	-	TIM2_CH3	I2C4_SCL	I2C2_SCL	SPI2_SCK
	PB11	-	TIM2_CH4	I2C4_SDA	I2C2_SDA	SPI2_RDY
	PB12	-	TIM1_BKIN	-	I2C2_SMBA	SPI2_NSS
	PB13	-	TIM1_CH1N	LPTIM3_IN1	I2C2_SCL	SPI2_SCK
	PB14	-	TIM1_CH2N	TIM8_CH2N	I2C2_SDA	SPI2_MISO
PB15	RTC_REFIN	TIM1_CH3N	LPTIM2_IN2	TIM8_CH3N	-	SPI2_MOSI

Table 28. Alternate function AF0 to AF7⁽¹⁾ (continued)

Port	AF0	AF1	AF2	AF3	AF4	AF5
	CRS/LPTIM1/ SYS_AF	LPTIM1/ TIM1/2/5/8	LPTIM1/2/3/ TIM1/2/3/4/5	ADF1/I2C4/ OCTOSPIM_P1/ OTG_FS/SAI1/ SPI2/TIM1/8/ USART2	DCMI/ I2C1/2/3/4/ LPTIM3	DCMI/I2C4/MDF1/ OCTOSPIM_P1/2/ SPI1/2/3
PC0	-	LPTIM1_IN1	-	OCTOSPIM_ P1_IO7	I2C3_SCL	SPI2_RDY
PC1	TRACED0	LPTIM1_CH1	-	SPI2_MOSI	I2C3_SDA	-
PC2	-	LPTIM1_IN2	-	-	-	SPI2_MISO
PC3	-	LPTIM1_ETR	LPTIM3_CH1	SAI1_D1	-	SPI2_MOSI
PC4	-	-	-	-	-	-
PC5	-	TIM1_CH4N	-	SAI1_D3	PSSI_D15	-
PC6	CSLEEP	-	TIM3_CH1	TIM8_CH1	-	-
PC7	CDSTOP	-	TIM3_CH2	TIM8_CH2	-	-
PC8	SRDSTOP	-	TIM3_CH3	TIM8_CH3	-	-
PC9	TRACED0	TIM8_BKIN2	TIM3_CH4	TIM8_CH4	DCMI_D3/ PSSI_D3	-
PC10	TRACED1	-	LPTIM3_ETR	ADF1_CCK1	-	-
PC11	-	-	LPTIM3_IN1	ADF1_SDI0	DCMI_D2/ PSSI_D2	OCTOSPIM_ P1_NCS
PC12	TRACED3	-	-	-	-	-
PC13	-	-	-	-	-	-
PC14	-	-	-	-	-	-
PC15	-	-	-	-	-	-

Port C

Table 28. Alternate function AF0 to AF7⁽¹⁾ (continued)

Port	AF0	AF1	AF2	AF3	AF4	AF5
	CRS/LPTIM1/ SYS_AF	LPTIM1/ TIM1/2/5/8	LPTIM1/2/3/ TIM1/2/3/4/5	ADF1/I2C4/ OCTOSPIM_P1/ OTG_FS/SAI1/ SPI2/TIM1/8/ USART2	DCMI/ I2C1/2/3/4/ LPTIM3	DCMI/I2C4/MDF1/ OCTOSPIM_P1/2/ SPI1/2/3
PD0	-	-	-	TIM8_CH4N	-	SPI2_NSS
PD1	-	-	-	-	-	SPI2_SCK
PD2	TRACED2	-	TIM3_ETR	-	-	-
PD3	-	-	-	SPI2_SCK	DCMI_D5/ PSSI_D5	SPI2_MISO
PD4	-	-	-	-	-	SPI2_MOSI
PD5	-	-	-	-	-	SPI2_RDY
PD6	-	-	-	SAI1_D1	DCMI_D10/ PSSI_D10	SPI3_MOSI
PD7	-	-	-	-	-	-
PD8	-	-	-	-	-	-
PD9	-	-	LPTIM2_IN2	-	-	-
PD10	-	-	LPTIM2_CH2	-	-	-
PD11	-	-	-	-	I2C4_SMBA	-
PD12	-	-	TIM4_CH1	-	I2C4_SCL	-
PD13	-	-	TIM4_CH2	-	I2C4_SDA	-
PD14	-	-	TIM4_CH3	-	-	-
PD15	-	-	TIM4_CH4	-	-	-

Port D

Table 28. Alternate function AF0 to AF7⁽¹⁾ (continued)

Port	AF0	AF1	AF2	AF3	AF4	AF5
	CRS/LPTIM1/ SYS_AF	LPTIM1/ TIM1/2/5/8	LPTIM1/2/3/ TIM1/2/3/4/5	ADF1/I2C4/ OCTOSPIM_P1/ OTG_FS/SAI1/ SPI2/TIM1/8/ USART2	DCMI/ I2C1/2/3/4/ LPTIM3	DCMI/I2C4/MDF1/ OCTOSPIM_P1/2/ SPI1/2/3
PE0	-	-	TIM4_ETR	-	-	-
PE1	-	-	-	-	-	-
PE2	TRACECLK	-	TIM3_ETR	SAI1_CK1	-	-
PE3	TRACED0	-	TIM3_CH1	OCTOSPIM_ P1_DQS	-	-
PE4	TRACED1	-	TIM3_CH2	SAI1_D2	-	-
PE5	TRACED2	-	TIM3_CH3	SAI1_CK2	-	-
PE6	TRACED3	-	TIM3_CH4	SAI1_D1	-	-
PE7	-	TIM1_ETR	-	-	-	-
PE8	-	TIM1_CH1N	-	-	-	-
PE9	-	TIM1_CH1	-	ADF1_CCK0	-	-
PE10	-	TIM1_CH2N	-	ADF1_SDI0	-	-
PE11	-	TIM1_CH2	-	-	-	SPI1_RDY
PE12	-	TIM1_CH3N	-	-	-	SPI1_NSS
PE13	-	TIM1_CH3	-	-	-	SPI1_SCK
PE14	-	TIM1_CH4	TIM1_BKIN2	-	-	SPI1_MISO
PE15	-	TIM1_BKIN	-	TIM1_CH4N	-	SPI1_MOSI

Port E

Table 28. Alternate function AF0 to AF7⁽¹⁾ (continued)

Port	AF0	AF1	AF2	AF3	AF4	AF5
	CRS/LPTIM1/ SYS_AF	LPTIM1/ TIM1/2/5/8	LPTIM1/2/3/ TIM1/2/3/4/5	ADF1/I2C4/ OCTOSPIM_P1/ OTG_FS/SAI1/ SPI2/TIM1/8/ USART2	DCMI/ I2C1/2/3/4/ LPTIM3	DCMI/I2C4/MDF1/ OCTOSPIM_P1/2/ SPI1/2/3
Port F	PF0	-	-	-	I2C2_SDA	OCTOSPIM_P2_IO
	PF1	-	-	-	I2C2_SCL	OCTOSPIM_P2_IO
	PF2	-	LPTIM3_CH2	-	I2C2_SMBA	OCTOSPIM_P2_IO
	PF3	-	LPTIM3_IN1	-	-	OCTOSPIM_P2_IO
	PF4	-	LPTIM3_ETR	-	-	OCTOSPIM_P2_CLK
	PF5	-	LPTIM3_CH1	-	-	OCTOSPIM_P2_NCLK
	PF6	-	TIM5_ETR	-	DCMI_D12/P SSI_D12	OCTOSPIM_P2_NCS
	PF7	-	TIM5_CH2	-	-	-
	PF8	-	TIM5_CH3	-	PSSI_D14	-
	PF9	-	TIM5_CH4	-	PSSI_D15	-
	PF10	-	-	OCTOSPIM_P1_CLK	PSSI_D15	-
	PF11	-	-	OCTOSPIM_P1_NCLK	-	OCTOSPIM_P2_DQS
	PF12	-	-	-	-	-
	PF13	-	-	-	I2C4_SMBA	-
	PF14	-	-	-	I2C4_SCL	-
	PF15	-	-	-	I2C4_SDA	-

Table 28. Alternate function AF0 to AF7⁽¹⁾ (continued)

Port	AF0	AF1	AF2	AF3	AF4	AF5
	CRS/LPTIM1/ SYS_AF	LPTIM1/ TIM1/2/5/8	LPTIM1/2/3/ TIM1/2/3/4/5	ADF1/I2C4/ OCTOSPIM_P1/ OTG_FS/SAI1/ SPI2/TIM1/8/ USART2	DCMI/ I2C1/2/3/4/ LPTIM3	DCMI/I2C4/MDF1/ OCTOSPIM_P1/2/ SPI1/2/3
Port G	PG0	-	-	-	-	OCTOSPIM_P2_IO
	PG1	-	-	-	-	OCTOSPIM_P2_IO
	PG2	-	-	-	-	SPI1_SCK
	PG3	-	-	-	-	SPI1_MISO
	PG4	-	-	-	-	SPI1_MOSI
	PG5	-	-	-	-	SPI1_NSS
	PG6	-	-	OCTOSPIM_P1_DQS	I2C3_SMBA	SPI1_RDY
	PG7	-	-	SAI1_CK1	I2C3_SCL	OCTOSPIM_P2_DQS
	PG8	-	-	-	I2C3_SDA	-
	PG9	-	-	-	-	OCTOSPIM_P2_IO
	PG10	-	LPTIM1_IN1	-	-	OCTOSPIM_P2_IO
	PG11	-	LPTIM1_IN2	OCTOSPIM_P1_IO5	-	-
	PG12	-	LPTIM1_ETR	-	-	OCTOSPIM_P2_NCS
	PG13	-	-	-	I2C1_SDA	-
	PG14	-	LPTIM1_CH2	-	I2C1_SCL	-
	PG15	-	LPTIM1_CH1	-	I2C1_SMBA	OCTOSPIM_P2_DQS



Table 28. Alternate function AF0 to AF7⁽¹⁾ (continued)

Port	AF0	AF1	AF2	AF3	AF4	AF5
	CRS/LPTIM1/ SYS_AF	LPTIM1/ TIM1/2/5/8	LPTIM1/2/3/ TIM1/2/3/4/5	ADF1/I2C4/ OCTOSPIM_P1/ OTG_FS/SAI1/ SPI2/TIM1/8/ USART2	DCMI/ I2C1/2/3/4/ LPTIM3	DCMI/I2C4/MDF1/ OCTOSPIM_P1/2/ SPI1/2/3
Port H	PH0	-	-	-	-	-
	PH1	-	-	-	-	-
	PH2	-	-	OCTOSPIM_ P1_IO4	-	-
	PH3	-	-	-	-	-
	PH4	-	-	-	I2C2_SCL	OCTOSPIM_ P2_DQS
	PH5	-	-	-	I2C2_SDA	-
	PH6	-	-	-	I2C2_SMBA	OCTOSPIM_ P2_CLK
	PH7	-	-	-	I2C3_SCL	OCTOSPIM_ P2_NCLK
	PH8	-	-	-	I2C3_SDA	OCTOSPIM_P2_IO
	PH9	-	-	-	I2C3_SMBA	OCTOSPIM_P2_IO
	PH10	-	TIM5_CH1	-	-	OCTOSPIM_P2_IO
	PH11	-	TIM5_CH2	-	-	OCTOSPIM_P2_IO
	PH12	-	TIM5_CH3	TIM8_CH4N	-	OCTOSPIM_P2_IO
	PH13	-	-	TIM8_CH1N	-	-
	PH14	-	-	TIM8_CH2N	-	-
	PH15	-	-	TIM8_CH3N	-	OCTOSPIM_P2_IO

Table 28. Alternate function AF0 to AF7⁽¹⁾ (continued)

Port	AF0	AF1	AF2	AF3	AF4	AF5
	CRS/LPTIM1/ SYS_AF	LPTIM1/ TIM1/2/5/8	LPTIM1/2/3/ TIM1/2/3/4/5	ADF1/I2C4/ OCTOSPIM_P1/ OTG_FS/SAI1/ SPI2/TIM1/8/ USART2	DCMI/ I2C1/2/3/4/ LPTIM3	DCMI/I2C4/MDF1/ OCTOSPIM_P1/2/ SPI1/2/3
Port 1	PI0	-	TIM5_CH4	OCTOSPIM_ P1_IO5	-	SPI2_NSS
	PI1	-	-	-	-	SPI2_SCK
	PI2	-	-	TIM8_CH4	-	SPI2_MISO
	PI3	-	-	TIM8_ETR	-	SPI2_MOSI
	PI4	-	-	TIM8_BKIN	-	SPI2_RDY
	PI5	-	-	TIM8_CH1	-	OCTOSPIM_ P2_NCS
	PI6	-	-	TIM8_CH2	-	OCTOSPIM_ P2_CLK
	PI7	-	-	TIM8_CH3	-	OCTOSPIM_ P2_NCLK

1. Refer to the next table for AF8 to AF15.

Table 29. Alternate function AF8 to AF15⁽¹⁾

Port	AF8	AF9	AF10	AF11	AF12	AF1
	LPUART1/ SDMMC1/ UART4/5	CAN1/TSC	CRS/DCMI/ OCTOSPIM_P1/2/ OTG_FS	LPGPIO1/ SDMMC2/ UCPD1/FMC	COMP1/2/FMC/ SDMMC1/2	LPTIM SAI1
PA0	UART4_TX	-	OCTOSPIM_ P2_NCS	-	SDMMC2_CMD	AUDIO
PA1	UART4_RX	-	OCTOSPIM_ P1_DQS	LPGPIO1_P0	-	-
PA2	LPUART1_TX	-	OCTOSPIM_ P1_NCS	UCPD1_ FRSTX1	-	-
PA3	LPUART1_RX	-	OCTOSPIM_P1_CLK	LPGPIO1_P1	-	SAI1_MC
PA4	-	-	DCMI_HSYNC/ PSSI_DE	-	-	SAI1_F
PA5	-	-	-	-	-	-
PA6	LPUART1_CTS	-	OCTOSPIM_P1_IO3	LPGPIO1_P2	-	-
PA7	-	-	OCTOSPIM_P1_IO2	-	-	LPTIM2
PA8	-	-	OTG_FS_SOF	-	TRACECLK	SAI1_S
PA9	-	-	-	-	-	SAI1_F
PA10	-	-	OTG_FS_ID	-	-	SAI1_S
PA11	-	FDCAN1_RX	OTG_FS_DM	-	-	-
PA12	-	FDCAN1_TX	OTG_FS_DP	-	-	-
PA13	-	-	OTG_FS_NOE	-	-	SAI1_S
PA14	-	-	OTG_FS_SOF	-	-	SAI1_F
PA15	UART4_RTS_DE	-	-	-	-	SAI2_F

Port A

Table 29. Alternate function AF8 to AF15⁽¹⁾ (continued)

Port	AF8	AF9	AF10	AF11	AF12	AF1
	LPUART1/ SDMMC1/ UART4/5	CAN1/TSC	CRS/DCMI/ OCTOSPIM_P1/2/ OTG_FS	LPGPIO1/ SDMMC2/ UCPD1/FMC	COMP1/2/FMC/ SDMMC1/2	LPTIM1/ SAI1
PB0	-	-	OCTOSPIM_P1_IO1	LPGPIO1_P9	COMP1_OUT	AUDIO
PB1	LPUART1_ RTS_DE	-	OCTOSPIM_P1_IO0	LPGPIO1_P3	-	-
PB2	-	-	OCTOSPIM_ P1_DQS	UCPD1_ FRSTX1	-	-
PB3	-	-	CRS_SYNC	LPGPIO1_P11	SDMMC2_D2	SAI1_S
PB4	UART5_RTS_DE	TSC_G2_IO1	DCMI_D12/ PSSI_D12	LPGPIO1_P12	SDMMC2_D3	SAI1_M
PB5	UART5_CTS	TSC_G2_IO2	DCMI_D10/ PSSI_D10	-	COMP2_OUT	SAI1_S
PB6	-	TSC_G2_IO3	DCMI_D5/PSSI_D5	-	-	SAI1_F
PB7	UART4_CTS	TSC_G2_IO4	DCMI_VSYNC/ PSSI_RDY	-	FMC_NL	-
PB8	SDMMC1_CKIN	FDCAN1_RX	DCMI_D6/PSSI_D6	SDMMC2_D4	SDMMC1_D4	SAI1_M
PB9	SDMMC1_CDIR	FDCAN1_TX	DCMI_D7/PSSI_D7	SDMMC2_D5	SDMMC1_D5	SAI1_F
PB10	LPUART1_RX	TSC_SYNC	OCTOSPIM_P1_CLK	LPGPIO1_P4	COMP1_OUT	SAI1_S
PB11	LPUART1_TX	-	OCTOSPIM_ P1_NCS	-	COMP2_OUT	-
PB12	LPUART1_RTS_ DE	TSC_G1_IO1	OCTOSPIM_ P1_NCLK	-	-	SAI2_F
PB13	LPUART1_CTS	TSC_G1_IO2	-	-	-	SAI2_S
PB14	-	TSC_G1_IO3	-	-	SDMMC2_D0	SAI2_M
PB15	-	-	-	FMC_NBL1	SDMMC2_D1	SAI2_S

Port B

Table 29. Alternate function AF8 to AF15⁽¹⁾ (continued)

Port	AF8	AF9	AF10	AF11	AF12	AF1
	LPUART1/ SDMMC1/ UART4/5	CAN1/TSC	CRS/DCMI/ OCTOSPIM_P1/2/ OTG_FS	LPGPIO1/ SDMMC2/ UCPD1/FMC	COMP1/2/FMC/ SDMMC1/2	LPTIM SAI1
PC0	LPUART1_RX	-	-	-	SDMMC1_D5	SAI2_F
PC1	LPUART1_TX	-	OCTOSPIM_P1_IO4	-	SDMMC2_CK	SAI1_S
PC2	-	-	OCTOSPIM_P1_IO5	LPGPIO1_P5	-	-
PC3	-	-	OCTOSPIM_P1_IO6	-	-	SAI1_S
PC4	-	-	OCTOSPIM_P1_IO7	-	-	-
PC5	-	-	-	-	-	-
PC6	SDMMC1_ D0DIR	TSC_G4_IO1	DCMI_D0/PSSI_D0	SDMMC2_D6	SDMMC1_D6	SAI2_MC
PC7	SDMMC1_ D123DIR	TSC_G4_IO2	DCMI_D1/PSSI_D1	SDMMC2_D7	SDMMC1_D7	SAI2_MC
PC8	-	TSC_G4_IO3	DCMI_D2/PSSI_D2	-	SDMMC1_D0	-
PC9	-	TSC_G4_IO4	OTG_FS_NOE	-	SDMMC1_D1	-
PC10	UART4_TX	TSC_G3_IO2	DCMI_D8/PSSI_D8	LPGPIO1_P8	SDMMC1_D2	SAI2_S
PC11	UART4_RX	TSC_G3_IO3	DCMI_D4/PSSI_D4	UCPD1_ FRSTX2	SDMMC1_D3	SAI2_MC
PC12	UART5_TX	TSC_G3_IO4	DCMI_D9/PSSI_D9	LPGPIO1_P10	SDMMC1_CK	SAI2_S
PC13	-	-	-	-	-	-
PC14	-	-	-	-	-	-
PC15	-	-	-	-	-	-

Port C

Table 29. Alternate function AF8 to AF15⁽¹⁾ (continued)

Port	AF8		AF9	AF10		AF11	AF12	AF1
	LPUART1/ SDMMC1/ UART4/5			CRS/DCMI/ OCTOSPIM_P1/2/ OTG_FS				
PD0	-	FDCAN1_RX	-	-	-	-	FMC_D2	-
PD1	-	FDCAN1_TX	-	-	-	-	FMC_D3	-
PD2	UART5_RX	TSC_SYNC	DCMI_D11/ PSSI_D11	LPGPIO1/ SDMMC2/ UCPD1/FMC	SDMMC1_CMD	LPGPIO1_P7	SDMMC1_CMD	LPTIM4
PD3	-	-	OCTOSPIM_P2_NCS	-	-	-	FMC_CLK	-
PD4	-	-	OCTOSPIM_P1_IO4	-	-	-	FMC_NOE	-
PD5	-	-	OCTOSPIM_P1_IO5	-	-	-	FMC_NWE	-
PD6	-	-	OCTOSPIM_P1_IO6	SDMMC2_CMD	SDMMC2_CMD	SDMMC2_WAIT	FMC_NWAIT	SAI1_S
PD7	-	-	OCTOSPIM_P1_IO7	-	-	-	FMC_NCE/ FMC_NE1	LPTIM4
PD8	-	-	DCMI_HSYNC/ PSSI_DE	-	-	-	FMC_D13	-
PD9	-	-	DCMI_PIXCLK/ PSSI_PCLK	-	-	-	FMC_D14	SAI2_MC
PD10	-	TSC_G6_IO1	-	-	-	-	FMC_D15	SAI2_S
PD11	-	TSC_G6_IO2	-	-	-	-	FMC_CLE/ FMC_A16	SAI2_S
PD12	-	TSC_G6_IO3	-	-	-	-	FMC_ALE/ FMC_A17	SAI2_F
PD13	-	TSC_G6_IO4	-	-	-	LPGPIO1_P6	FMC_A18	LPTIM4
PD14	-	-	-	-	-	-	FMC_D0	-
PD15	-	-	-	-	-	-	FMC_D1	-

Port D



Table 29. Alternate function AF8 to AF15⁽¹⁾ (continued)

Port	AF8	AF9	AF10	AF11	AF12	AF1
	LPUART1/ SDMMC1/ UART4/5	CAN1/TSC	CRS/DCMI/ OCTOSPIM_P1/2/ OTG_FS	LPGPIO1/ SDMMC2/ UCPD1/FMC	COMP1/2/FMC/ SDMMC1/2	LPTIM SAI1
PE0	-	-	DCMI_D2/PSSI_D2	LPGPIO1_P13	FMC_NBL0	-
PE1	-	-	DCMI_D3/PSSI_D3	-	FMC_NBL1	-
PE2	-	TSC_G7_IO1	-	LPGPIO1_P14	FMC_A23	SAI1_MC
PE3	-	TSC_G7_IO2	-	LPGPIO1_P15	FMC_A19	SAI1_S
PE4	-	TSC_G7_IO3	DCMI_D4/PSSI_D4	-	FMC_A20	SAI1_F
PE5	-	TSC_G7_IO4	DCMI_D6/PSSI_D6	-	FMC_A21	SAI1_S
PE6	-	-	DCMI_D7/PSSI_D7	-	FMC_A22	SAI1_S
PE7	-	-	-	-	FMC_D4	SAI1_S
PE8	-	-	-	-	FMC_D5	SAI1_S
PE9	-	-	OCTOSPIM_P1_NCLK	-	FMC_D6	SAI1_F
PE10	-	TSC_G5_IO1	OCTOSPIM_P1_CLK	-	FMC_D7	SAI1_MC
PE11	-	TSC_G5_IO2	OCTOSPIM_P1_NCS	-	FMC_D8	-
PE12	-	TSC_G5_IO3	OCTOSPIM_P1_IO0	-	FMC_D9	-
PE13	-	TSC_G5_IO4	OCTOSPIM_P1_IO1	-	FMC_D10	-
PE14	-	-	OCTOSPIM_P1_IO2	-	FMC_D11	-
PE15	-	-	OCTOSPIM_P1_IO3	-	FMC_D12	-

Port F

Table 29. Alternate function AF8 to AF15⁽¹⁾ (continued)

Port	AF8	AF9	AF10	AF11	AF12	AF1
	LPUART1/ SDMMC1/ UART4/5	CAN1/TSC	CRS/DCMI/ OCTOSPIM_P1/2/ OTG_FS	LPGPIO1/ SDMMC2/ UCPD1/FMC	COMP1/2/FMC/ SDMMC1/2	LPTIM4/ SAI1
PF0	-	-	-	-	FMC_A0	-
PF1	-	-	-	-	FMC_A1	-
PF2	-	-	-	-	FMC_A2	-
PF3	-	-	-	-	FMC_A3	-
PF4	-	-	-	-	FMC_A4	-
PF5	-	-	-	-	FMC_A5	-
PF6	-	-	OCTOSPIM_P1_IO3	-	-	SAI1_S
PF7	-	FDCAN1_RX	OCTOSPIM_P1_IO2	-	-	SAI1_MC
PF8	-	FDCAN1_TX	OCTOSPIM_P1_IO0	-	-	SAI1_S
PF9	-	-	OCTOSPIM_P1_IO1	-	-	SAI1_F
PF10	-	-	DCMI_D11/ PSSI_D11	-	-	SAI1_
PF11	-	-	DCMI_D12/ PSSI_D12	-	-	LPTIM4
PF12	-	-	-	-	FMC_A6	LPTIM4
PF13	-	-	-	UCPD1_ FRSTX2	FMC_A7	LPTIM4
PF14	-	TSC_G8_IO1	-	-	FMC_A8	-
PF15	-	TSC_G8_IO2	-	-	FMC_A9	-

Port F



Table 29. Alternate function AF8 to AF15⁽¹⁾ (continued)

Port	AF8	AF9	AF10	AF11	AF12	AF1
	LPUART1/ SDMMC1/ UART4/5	CAN1/TSC	CRS/DCMI/ OCTOSPIM_P1/2/ OTG_FS	LPGPIO1/ SDMMC2/ UCPD1/FMC	COMP1/2/FMC/ SDMMC1/2	LPTIM SAI1
PG0	-	TSC_G8_IO3	-	-	FMC_A10	-
PG1	-	TSC_G8_IO4	-	-	FMC_A11	-
PG2	-	-	-	-	FMC_A12	SAI2_S
PG3	-	-	-	-	FMC_A13	SAI2_F
PG4	-	-	-	-	FMC_A14	SAI2_MC
PG5	LPUART1_CTS	-	-	-	FMC_A15	SAI2_S
PG6	LPUART1_ RTS_DE	-	-	UCPD1_ FRSTX1	-	-
PG7	LPUART1_TX	-	-	UCPD1_ FRSTX2	FMC_INT	SAI1_MC
PG8	LPUART1_RX	-	-	-	-	-
PG9	-	-	-	-	FMC_NCE/ FMC_NE2	SAI2_S
PG10	-	-	-	-	FMC_NE3	SAI2_F
PG11	-	-	-	-	-	SAI2_MC
PG12	-	-	-	-	FMC_NE4	SAI2_S
PG13	-	-	-	-	FMC_A24	-
PG14	-	-	-	-	FMC_A25	-
PG15	-	-	DCMI_D13/ PSSI_D13	-	-	-

Port G

Table 29. Alternate function AF8 to AF15⁽¹⁾ (continued)

Port	AF8	AF9	AF10	AF11	AF12	AF1
	LPUART1/ SDMMC1/ UART4/5	CAN1/TSC	CRS/DCMI/ OCTOSPIM_P1/2/ OTG_FS	LPGPIO1/ SDMMC2/ UCPD1/FMC	COMP1/2/FMC/ SDMMC1/2	LPTIM SAI1
PH0	-	-	-	-	-	-
PH1	-	-	-	-	-	-
PH2	-	-	-	-	-	-
PH3	-	-	-	-	-	-
PH4	-	-	PSSI_D14	-	-	-
PH5	-	-	DCMI_PIXCLK/ PSSI_PDCK	-	-	-
PH6	-	-	DCMI_D8/PSSI_D8	-	-	-
PH7	-	-	DCMI_D9/PSSI_D9	-	-	-
PH8	-	-	DCMI_HSYNC/ PSSI_DE	-	-	-
PH9	-	-	DCMI_D0/PSSI_D0	-	-	-
PH10	-	-	DCMI_D1/PSSI_D1	-	-	-
PH11	-	-	DCMI_D2/PSSI_D2	-	-	-
PH12	-	-	DCMI_D3/PSSI_D3	-	-	-
PH13	-	FDCAN1_TX	-	-	-	-
PH14	-	FDCAN1_RX	DCMI_D4/PSSI_D4	-	-	-
PH15	-	-	DCMI_D11/ PSSI_D11	-	-	-

Port H



Table 29. Alternate function AF8 to AF15⁽¹⁾ (continued)

Port	AF8	AF9	AF10	AF11	AF12	AF1
	LPUART1/ SDMMC1/ UART4/5	CAN1/TSC	CRS/DCMI/ OCTOSPIM_P1/2/ OTG_FS	LPGPIO1/ SDMMC2/ UCPD1/FMC	COMP1/2/FMC/ SDMMC1/2	LPTIM SAI1
Port I	PI0	-	DCMI_D13/ PSSI_D13	-	-	-
	PI1	-	DCMI_D8/PSSI_D8	-	-	-
	PI2	-	DCMI_D9/PSSI_D9	-	-	-
	PI3	-	DCMI_D10/ PSSI_D10	-	-	-
	PI4	-	DCMI_D5/PSSI_D5	-	-	-
	PI5	-	DCMI_VSYNC/ PSSI_RDY	-	-	-
	PI6	-	DCMI_D6/PSSI_D6	-	-	-
PI7	-	-	DCMI_D7/PSSI_D7	-	-	-

1. For AF0 to AF7 refer to the previous table.

5 Electrical characteristics

5.1 Parameter conditions

Unless otherwise specified, all voltages are referenced to V_{SS} .

5.1.1 Minimum and maximum values

Unless otherwise specified, the minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at $T_A = 25\text{ }^{\circ}\text{C}$ and $T_A = T_{A\text{max}}$ (given by the selected temperature range).

Data based on characterization results, design simulation and/or technology characteristics are indicated in the table footnotes, and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean $\pm 3\sigma$).

5.1.2 Typical values

Unless otherwise specified, typical data are based on $T_A = 25\text{ }^{\circ}\text{C}$, $V_{DD} = V_{DDA} = 3\text{ V}$. They are given only as design guidelines and are not tested.

Typical ADC accuracy values are determined by characterization of a batch of samples from a standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated (mean $\pm 2\sigma$).

5.1.3 Typical curves


Unless otherwise specified, all typical curves are given only as design guidelines and are not tested.

5.1.4 Loading capacitor

The loading conditions used for pin parameter measurement are shown in [Figure 22](#).


5.1.5 Pin input voltage

The input voltage measurement on a pin of the device is described in [Figure 23](#).




5.1.6 Power supply scheme

Figure 24. STM32U585xx power supply scheme (without SMPS)



Caution: If there are two VCAP pins (UFBGA169 package), each pin must be connected to a 2.2 μF (typical) capacitor (for a total around 4.4 μF).

Figure 25. STM32U585xQ power supply scheme (with SMPS)



MSv64359V3


Note: SMPS and LDO regulators provide, in a concurrent way, the V_{CORE} supply depending on application requirements. However, only one of them is active at the same time. When SMPS is active, it feeds the V_{CORE} on the two VDD11 pins supplied by the filtered SMPS VLXSMPS output pin. A 2.2 µH coil and a 2.2 µF capacitor on each VDD11 pin are then required. When LDO is active, it supplies the V_{CORE} and regulates it using the same decoupling capacitors on VDD11 pins. It is recommended to add a decoupling capacitor of 100 nF near each VDD11 pin/ball, but it is not mandatory.

Caution: Each power supply pair (such as V_{DD}/V_{SS} or V_{DDA}/V_{SSA}) must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below, the appropriate pins on the underside of the PCB to ensure the good functionality of the device.

5.1.7 Current consumption measurement

The I_{DD} parameters given in various tables in the next sections, represent the total MCU consumption including the current supplying V_{DD} , V_{DDIO2} , V_{DDA} , V_{DDUSB} , V_{BAT} and V_{DDSMPS} (if the device embeds the SMPS).

Figure 26. Current consumption measurement



5.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in [Table 30](#), [Table 31](#) and [Table 32](#) may cause permanent damage to the device. These are stress ratings only and the functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. Device mission profile (application conditions) is compliant with JEDEC JESD47 qualification standard, extended mission profiles are available on demand.

Table 30. Voltage characteristics⁽¹⁾⁽²⁾

Symbol	Ratings	Min	Max	Unit
$V_{DDX} - V_{SS}$	External main supply voltage (including V_{DDSMPS} , V_{DDA} , V_{DDUSB} , V_{BAT} , V_{REF+})	-0.3	4.0	V
$V_{DDIOx}^{(3)} - V_{SS}$	I/O supply when HSLV = 0	-0.3	4.0	
	I/O supply when HSLV = 1	-0.3	2.75	
$V_{IN}^{(4)}$	Input voltage on FT_xx pins except FT_c pins	$V_{SS} - 0.3$	Min (min (V_{DD} , V_{DDA} , V_{DDUSB} , V_{DDIO2}) + 4.0, 6.0) ⁽⁵⁾⁽⁶⁾	
	Input voltage on FT_t pins in V_{BAT} mode	$V_{SS} - 0.3$	Min (min (V_{BAT} , V_{DDA} , V_{DDUSB} , V_{DDIO2}) + 4.0, 6.0) ⁽⁵⁾⁽⁶⁾	

Table 30. Voltage characteristics⁽¹⁾⁽²⁾ (continued)

Symbol	Ratings	Min	Max	Unit
$V_{IN}^{(4)}$	Input voltage on FT_c pins	$V_{SS} - 0.3$	5.5	V
	Input voltage on any other pins	$V_{SS} - 0.3$	4.0	
$V_{REF+} - V_{DDA}$	Allowed voltage difference for $V_{REF+} > V_{DDA}$	-	0.4	
$ \Delta V_{DDx} $	Variations between different VDDx power pins of the same domain	-	50.0	mV
$ V_{SSx} - V_{SS} $	Variations between all the different ground pins ⁽⁷⁾	-	50.0	

1. All main power (VDD, VDDSMPS, VDDA, VDDUSB, VDDIO2, VBAT) and ground (VSS, VSSA, VSSSMPS) pins must always be connected to the external power supply, in the permitted range.
2. The I/O structure options listed in this table can be a concatenation of options including the option explicitly listed. For instance TT_a refers to any TT I/O with _a option. TT_xx refers to any TT I/O and FT_xx refers to any FT I/O.
3. V_{DDIO1} or V_{DDIO2} , $V_{DDIO1} = V_{DD}$.
4. V_{IN} maximum must always be respected. Refer to [Table 31](#) for the maximum allowed injected current values.
5. To sustain a voltage higher than 4 V, the internal pull-up/pull-down resistors must be disabled.
6. This formula has to be applied only on the power supplies related to the I/O structure described in the pin definition table.
7. Including VREF- pin.

Table 31. Current characteristics

Symbol	Ratings	Max	Unit
$\sum IV_{DD}$	Total current into sum of all V_{DD} power lines (source) ⁽¹⁾	200	mA
$\sum IV_{SS}$	Total current out of sum of all V_{SS} ground lines (sink) ⁽¹⁾	200	
IV_{DD}	Maximum current into each VDD power pin (source) ⁽¹⁾	100	
IV_{SS}	Maximum current out of each VSS ground pin (sink) ⁽¹⁾	100	
I_{IO}	Output current sunk by any I/O and control pin	20	
$\sum I_{(PIN)}$	Total output current sunk by sum of all I/Os and control pins ⁽²⁾	120	
	Total output current sourced by sum of all I/Os and control pins ⁽²⁾	120	
$I_{INJ(PIN)}^{(3)(4)}$	Injected current on FT_xx, TT_xx, RST pins	-5/+0	
$\sum I_{INJ(PIN)} $	Total injected current (sum of all I/Os and control pins) ⁽⁵⁾	±25	

1. All main power (VDD, VDDSMPS, VDDA, VDDUSB, VDDIO2, VBAT) and ground (VSS, VSSA, VSSSMPS) pins must always be connected to the external power supplies, in the permitted range.
2. This current consumption must be correctly distributed over all I/Os and control pins. The total output current must not be sunk/sourced between two consecutive power supply pins, referring to high pin count QFP packages.
3. Positive injection (when $V_{IN} > V_{DDIOx}$) is not possible on these I/Os and does not occur for input voltages lower than the specified maximum value.
4. A negative injection is induced by $V_{IN} < V_{SS}$. $I_{INJ(PIN)}$ must never be exceeded. Refer also to [Table 30](#) for the minimum allowed input voltage values.
5. When several inputs are submitted to a current injection, the maximum $\sum |I_{INJ(PIN)}|$ is the absolute sum of the negative injected currents (instantaneous values).

Table 32. Thermal characteristics

Symbol	Ratings	Value	Unit
T_{STG}	Storage temperature range	-65 to +150	°C
T_J	Maximum junction temperature	140	

5.3 Operating conditions

5.3.1 General operating conditions

Table 33. General operating conditions

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V _{DD}	Standard operating voltage	HSLV ⁽¹⁾ = 0	1.71 ⁽²⁾	-	3.6	V
		HSLV = 1	1.71 ⁽²⁾	-	2.7	
V _{DDSMPS}	Supply voltage for the internal SMPS step-down converter	-	V _{DD}			
V _{DDIO2}	Supply voltage for PG[15:2] I/Os	At least one I/O in PG[15:2] used, HSLV = 0	1.08	-	3.6	
		At least one I/O in PG[15:2] used, HSLV = 1	1.08	-	2.7	
		PG[15:2] I/Os not used	0	-	3.6	
V _{DDUSB}	USB supply voltage	USB used	3.0	-	3.6	
		USB not used	0	-	3.6	
V _{DDA}	Analog supply voltage	COMP used	1.58	-	3.6	
		DAC or OPAMP used	1.60	-	3.6	
		ADC used	1.62	-	3.6	
		VREFBUF used (normal mode)	1.8	-	3.6	
		ADC, DAC, COMP, OPAMP, and VREFBUF not used	0	-	3.6	
V _{BAT}	Backup domain supply voltage	-	1.65 ⁽³⁾	-	3.6	

Table 33. General operating conditions (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{IN}	I/O input voltage	All I/Os except FT_c and TT_xx pins	-0.3	-	$\text{Min}(\text{min}(V_{DD}, V_{DDA}, V_{DDUSB}, V_{DDIO2}) + 3.6, 5.5)^{(4)(5)}$	V
		Input voltage on FT_t pins in V_{BAT} mode	-0.3	-	$\text{Min}(\text{min}(V_{BAT}, V_{DDA}, V_{DDUSB}, V_{DDIO2}) + 3.6, 5.5)^{(4)(5)}$	
		FT_c I/Os	-0.3	-	5.0	
		TT_xx I/Os	-0.3	-	$V_{DDIOx} + 0.3$	
V_{CORE}	Internal regulator ON	Range 1	1.15	1.21	1.27	
		Range 2	1.05	1.1	1.15	
		Range 3	0.95	1.0	1.05	
		Range 4	0.81	0.9	0.99	
f_{HCLK}	AHB clock frequency	Range 1	-	-	160	MHz
		Range 2	-	-	110	
		Range 3	-	-	55	
		Range 4	-	-	25	
f_{PCLKx} (x = 1, 2, 3)	APB1, APB2, APB3 clock frequency	Range 1	-	-	160	
		Range 2	-	-	110	
		Range 3	-	-	55	
		Range 4	-	-	25	
P_D	Power dissipation at $T_A = 85\text{ °C}$ for suffix 6 ⁽⁶⁾	LQFP48	See Section 6.9: Package thermal characteristics for application appropriate thermal resistance and package. The power dissipation is then calculated according to ambient temperature (T_A) and maximum junction temperature (T_J) and selected thermal resistance.			mW
		UFQFPN48				
		LQFP64				
		WLCSP90				
		LQFP100				
		UFBGA132				
		LQFP144				
		UFBGA169				
P_D	Power dissipation at $T_A = 125\text{ °C}$ for suffix 3 ⁽⁶⁾	LQFP48	See Section 6.9: Package thermal characteristics for application appropriate thermal resistance and package. The power dissipation is then calculated according to ambient temperature (T_A) and maximum junction temperature (T_J) and selected thermal resistance.			
		UFQFPN48				
		LQFP64				
		WLCSP90				
		LQFP100				
		UFBGA132				
		LQFP144				
		UFBGA169				

Table 33. General operating conditions (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
T _A	Ambient temperature for suffix 6	Maximum power dissipation	−40		85	°C
		Low-power dissipation ⁽⁷⁾	−40		105	
	Ambient temperature for suffix 3	Maximum power dissipation	−40		125	
		Low-power dissipation ⁽⁷⁾	−40		130	
T _J	Junction temperature range	Suffix 6 version	−40		105	
		Suffix 3 version	−40		130	

1. HSLV means high-speed low-voltage mode (refer to the GPIO section of the product reference manual).
2. When RESET is released, the functionality is guaranteed down to V_{BORx} min.
3. In V_{BAT} mode, the functionality is guaranteed down to V_{BOR_VBAT} min.
4. This formula has to be applied only on the power supplies related to the I/O structure described by the pin definition table. The maximum I/O input voltage is the smallest value between Min (V_{DD}, V_{DDA}, V_{DDUSB}, V_{DDIO2})+3.6 V, and 5.5V.
5. For operation with voltage higher than Min (V_{DD}, V_{DDA}, V_{DDUSB}, V_{DDIO2}) +0.3 V, the internal pull-up and pull-down resistors must be disabled.
6. If T_A is lower, higher P_D values are allowed as long as T_J does not exceed T_J max (see [Section 6.9: Package thermal characteristics](#)).
7. In low-power dissipation state, T_A can be extended to this range as long as T_J does not exceed T_J max (see [Section 6.9: Package thermal characteristics](#)).

5.3.2 Operating conditions at power-up/power-down

The parameters given in the table below are derived from tests performed under the ambient temperature condition summarized in [Table 33](#).

Table 34. Operating conditions at power-up/power-down

Symbol	Parameter	Conditions	Min	Max	Unit
t _{VDD}	V _{DD} rise-time rate	-	0	∞	μs/V
	V _{DD} fall-time rate	ULPMEN = 0 (default value)	20	∞	
		Standby mode with ULPMEN = 1	250	∞	ms/V

5.3.3 Embedded reset and power control block characteristics

The parameters given in the table below are derived from tests performed under the ambient temperature conditions summarized in [Table 33](#).

Table 35. Embedded reset and power control block characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
t _{RSTTEMPO} ⁽²⁾	Reset temporization after BOR0 is detected	V _{DD} rising	-	-	900	μs

Table 35. Embedded reset and power control block characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{BOR0}	Brownout reset threshold 0	Rising edge	1.6	1.66	1.71	V
		Falling edge, range 1, 2, 3	1.58	1.64	1.69	
		Falling edge, range 4 and low-power modes	1.58	1.64	1.69	
V_{BOR1}	Brownout reset threshold 1	Rising edge	1.98	2.08	2.17	
		Falling edge	1.9	2.00	2.1	
V_{BOR2}	Brownout reset threshold 2	Rising edge	2.18	2.29	2.39	
		Falling edge	2.08	2.18	2.25	
V_{BOR3}	Brownout reset threshold 3	Rising edge	2.48	2.59	2.7	
		Falling edge	2.39	2.5	2.61	
V_{BOR4}	Brownout reset threshold 4	Rising edge	2.76	2.88	3.0	
		Falling edge	2.67	2.79	2.9	
V_{PVD0}	Programmable voltage detector threshold 0	Rising edge	2.03	2.13	2.23	
		Falling edge	1.93	2.03	2.12	
V_{PVD1}	PVD threshold 1	Rising edge	2.18	2.29	2.39	
		Falling edge	2.08	2.18	2.28	
V_{PVD2}	PVD threshold 2	Rising edge	2.33	2.44	2.55	
		Falling edge	2.23	2.34	2.44	
V_{PVD3}	PVD threshold 3	Rising edge	2.47	2.59	2.7	
		Falling edge	2.39	2.50	2.61	
V_{PVD4}	PVD threshold 4	Rising edge	2.6	2.72	2.83	
		Falling edge	2.5	2.62	2.73	
V_{PVD5}	PVD threshold 5	Rising edge	2.76	2.88	3.0	
		Falling edge	2.66	2.78	2.9	
V_{PVD6}	PVD threshold 6	Rising edge	2.83	2.96	3.08	
		Falling edge	2.76	2.88	3.0	
V_{hyst_BOR0}	Hysteresis voltage of BOR0	-	-	20	-	mV
$V_{hyst\_BOR\_PVD}$	Hysteresis voltage of BOR (except BOR0) and PVD	-	-	80	-	
$t_{BOR\_PVD\_sampling}$	BOR/PVD sampling period	ULPMEN = 1	-	30	55	ms
$I_{DD\_BOR0}^{(2)}$	Additional BOR0 consumption if ULPMEN = 0 versus ULPMEN = 1	Standby mode	-	60	-	nA
$I_{DD\_BOR\_PVD}^{(2)}$	BOR ⁽³⁾ (except BOR0) and PVD consumption from $V_{DD}^{(4)}$	-	-	1	1.5	μA
V_{BOR_VBAT}	V_{BAT} brownout reset threshold	-	1.58	-	1.65	V

Table 35. Embedded reset and power control block characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$t_{VBAT\_BOR\_sampling}$	V_{BAT} BOR sampling period in V_{BAT} mode	$MONEN = 0^{(5)}$	-	0.5	2.5	s
V_{AVM1}	V_{DDA} voltage monitor 1 threshold	Rising edge	1.61	1.68	1.75	V
		Falling edge	1.58	1.65	1.71	
V_{AVM2}	V_{DDA} voltage monitor 2 threshold	Rising edge	1.77	1.86	1.95	
		Falling edge	1.73	1.82	1.9	
V_{IO2VM}	V_{DDIO2} voltage monitor threshold	-	0.96	1.01	1.05	
V_{UVM}	V_{DDUSB} voltage monitor threshold	-	1.15	1.22	1.28	
V_{hyst_AVM}	Hysteresis of V_{DDA} voltage monitor	-	-	40	-	mV
$I_{DD\_VM}^{(2)}$	Voltage monitor consumption from V_{DD} (AVM1, AVM2, IO2VM or UVM single instance)	-	-	0.4	0.6	μA
$I_{DD\_AVM\_A}^{(2)}$	V_{DDA} voltage monitor consumption from V_{DDA} (resistor bridge)	-	-	1.25	1.85	

1. Evaluated by characterization and not tested in production, unless otherwise specified.

2. Specified by design. Not tested in production

3. BOR0 is enabled in all modes (except Shutdown), and its consumption is therefore included in the supply current characteristics tables.

4. This is also the consumption saved in Standby mode when $ULPMEN = 1$.

5. V_{BAT} brownout reset monitoring is discontinuous when $MONEN = 0$ in PWR_BDCR1 , and is continuous when $MONEN = 1$.

5.3.4 Embedded voltage reference

The parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in [Table 33](#).


Table 36. Embedded internal voltage reference

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{REFINT}^{(1)}$	Internal reference voltage	Range 1, 2, 3	1.175	1.215	1.255	V
		Range 4 and low-power modes	1.170	1.215	1.260	
$t_{S\_vrefint}^{(2)(3)}$	ADC sampling time when reading the internal reference voltage	-	4	-	-	μs
$t_{start\_vrefint}^{(3)}$	Start time of reference voltage buffer when the ADC is enabled	-	-	4	6	
$I_{DD(VREFINTBUF)}^{(3)}$	V_{REFINT} buffer consumption from V_{DD} when converted by the ADC	-	-	1.5	2.1	μA
$\Delta V_{REFINT}^{(4)}$	Internal reference voltage spread over the temperature range	$V_{DD} = 3 V$	-	6	11.5	mV
$T_{Coff}^{(4)}$	Average temperature coefficient	$-40^{\circ}C < T_J < +130^{\circ}C$	-	40	125	ppm/ $^{\circ}C$
$A_{Coff}^{(3)}$	Long term stability	1000 hours, $T_J = 25^{\circ}C$	-	400	1000	ppm

Table 36. Embedded internal voltage reference (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{DDC_{coeff}}^{(4)}$	Average voltage coefficient	$3.0\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	-	500	2900	ppm/V
$V_{REFINT\_DIV1}^{(3)}$	1/4 reference voltage	-	24	25	26	% V_{REFINT}
$V_{REFINT\_DIV2}^{(3)}$	1/2 reference voltage	-	49	50	51	
$V_{REFINT\_DIV3}^{(3)}$	3/4 reference voltage	-	74	75	76	

1. V_{REFINT} does not take into account package and soldering effects.
2. The shortest sampling time for the application can be determined by multiple iterations.
3. Specified by design. Not tested in production.
4. Evaluated by characterization. Not tested in production.

Figure 27. V_{REFINT} versus temperature

5.3.5 Supply current characteristics

The current consumption is a function of several parameters and factors such as the operating voltage, ambient temperature, I/O pin loading, device software configuration, operating frequencies, I/O pin switching rate, program location in memory and executed binary code.

The current consumption is measured as described in [Section 5.1.7: Current consumption measurement](#).

Typical and maximum current consumption

The MCU is placed under the following conditions:

- All I/O pins are in analog input mode.
- All peripherals are disabled except when explicitly mentioned.
- The Flash memory access time is adjusted with the minimum wait-state number, depending on the f_{HCLK} frequency (refer to the tables “Number of wait states according to CPU clock (HCLK) frequency” available in the product reference manual).
- When the peripherals are enabled, $f_{PCLK} = f_{HCLK}$.

- The voltage scaling range is adjusted to f_{HCLK} frequency as follows:
 - Voltage range 1 for $110\text{ MHz} < f_{HCLK} \leq 160\text{ MHz}$
 - Voltage range 2 for $55\text{ MHz} < f_{HCLK} \leq 110\text{ MHz}$
 - Voltage range 3 for $25\text{ MHz} < f_{HCLK} \leq 55\text{ MHz}$
 - Voltage range 4 for $f_{HCLK} \leq 25\text{ MHz}$

The parameters given in the tables below are derived from tests performed under ambient temperature and supply voltage conditions summarized in [Table 33](#).



Table 37. Current consumption in Run mode on LDO, code with data processing running from Flash memory, ICACHE ON (1-way), prefetch ON⁽¹⁾

Symbol	Parameter	Conditions		Typ					
		-	Voltage scaling	f _{HCLK} (MHz)	25°C	55°C	85°C	105°C	125°C
I _{DD} (Run)	f _{HCLK} = f _{MSI} , all peripherals and AHB/APB disabled, Flash bank 2 in power down, all SRAMs enabled	Range 4	24	1.75	2.10	3.10	4.65	7.70	2.60
			16	1.30	1.65	2.65	4.20	7.25	2.10
			12	1.05	1.40	2.40	3.95	7.00	1.80
			4	0.49	0.82	1.85	3.40	6.40	1.20
			2	0.37	0.70	1.70	3.25	6.30	1.10
			1	0.30	0.63	1.65	3.20	6.20	0.90
			0.4	0.26	0.59	1.60	3.15	6.15	0.80
			0.1	0.24	0.57	1.55	3.15	6.15	0.80
			160	13.50	14.50	16.00	18.50	23.50	17.00
			140	12.00	12.50	14.50	17.00	21.50	15.00
	120	10.50	11.00	13.00	15.50	20.00	14.00		
	f _{HCLK} = PLL on HSE 16 MHz in bypass mode, all peripherals and AHB/APB disabled, Flash bank 2 in power down, all SRAMs enabled	Range 1	110	8.80	9.35	10.50	1300	16.50	11.00
			72	6.00	6.50	10.00	10.00	14.00	7.80
			64	5.40	5.95	9.50	9.50	13.50	7.10
	f _{HCLK} = f _{HSE} bypass mode, all peripherals and AHB/APB disabled, Flash bank 2 in power down, all SRAMs enabled	Range 2	55	4.25	4.65	5.90	7.75	11.50	5.60
			32	2.70	3.10	4.30	6.10	9.60	3.80

1. The current consumption from SRAM is similar.

2. Evaluated by characterization. Not tested in production.

Table 38. Current consumption in Run mode on SMPS, code with data protection running from Flash memory, ICACHE ON (1-way), prefetch ON⁽¹⁾

Symbol	Parameter	Conditions		Typ at V _{DD} = 1.8 V					Max	
				f _{HCLK} (MHz)	25°C	55°C	85°C	105°C		125°C
I _{DD} (Run)	- f _{HCLK} = f _{MSI} , all peripherals and AHB/APB disabled, Flash bank 2 in power down, all SRAMs enabled	Voltage scaling	Range 4	24	1.15	1.35	2.05	3.10	5.20	2.30
				16	0.88	1.10	1.75	2.80	4.90	1.60
				12	0.62	0.97	1.60	2.65	4.70	1.30
				4	0.34	0.56	1.20	2.20	4.40	0.77
				2	0.22	0.46	1.15	2.20	4.25	0.64
				1	0.18	0.40	1.10	2.15	4.20	0.60
				0.4	0.16	0.36	1.05	2.10	4.20	0.57
				0.1	0.15	0.34	1.05	2.10	4.20	0.55
		Range 1	160	10.50	11.00	12.50	14.50	18.00	14.00	
			140	9.30	9.85	11.00	13.00	16.50	13.00	
			120	8.50	9.05	10.50	12.50	16.50	11.00	
		Range 2	110	6.95	7.40	8.55	10.00	13.00	8.90	
			72	4.35	4.70	5.65	7.10	9.80	6.00	
			64	3.95	4.30	5.25	6.65	9.40	5.40	
		Range 3	55	3.05	3.40	4.25	5.60	7.95	4.10	
			32	1.85	2.10	2.85	3.95	6.15	2.70	

1. The current consumption from SRAM is similar.
2. Evaluated by characterization. Not tested in production.
3. The maximum value is at V_{DD} = 1.71 V in Run mode on SMPS.



Table 39. Current consumption in Run mode on SMPS, code with data processing running from Flash memory, ICACHE ON (1-way), prefetch ON, $V_{DD} = 3.0$ V

Symbol	Parameter	Conditions		Typ at V _{DD} = 3.0 V						
	-	Voltage scaling	f _{HCLK} (MHz)	25°C	55°C	85°C	105°C	125°C	30°C	
I _{DD} (Run)	f _{HCLK} = f _{MSI} , all peripherals and AHB/APB disabled, Flash bank 2 in power down, all SRAMs enabled	Range 4	24	0.73	0.91	1.30	2.00	3.45	2.30	
			16	0.60	0.71	1.15	1.80	3.25	1.60	
			12	0.45	0.65	1.05	1.70	3.15	1.30	
			4	0.23	0.38	0.82	1.50	2.80	0.60	
			2	0.17	0.31	0.74	1.40	2.85	0.49	
			1	0.15	0.29	0.73	1.40	2.80	0.46	
			0.4	0.13	0.27	0.72	1.40	2.75	0.44	
			0.1	0.12	0.26	0.72	1.35	2.75	0.44	
		Range 1	160	7.15	7.55	8.55	9.90	12.50	14.00	
			140	6.35	6.75	7.70	9.05	11.50	13.00	
			120	5.80	6.20	7.20	8.60	11.00	11.00	
			110	4.40	4.70	5.40	6.35	8.20	8.90	
		Range 2	72	3.05	3.35	4.05	5.10	7.00	6.00	
			64	2.80	3.10	3.80	4.80	6.70	5.40	
		Range 3	55	2.20	2.45	3.05	3.95	5.55	4.00	
			32	1.40	1.60	2.15	2.95	4.50	2.60	

1. The current consumption from SRAM is similar.
2. Evaluated by characterization. Not tested in production.

Table 40. Typical current consumption in Run mode on LDO, with different running from Flash memory in low-power mode, ICACHE ON (1-way), prefetch

Symbol	Parameter	Conditions			Typ			Unit
		-	Voltage scaling	Code	1.8 V	3 V	3.3 V	
I _{DD} (Run)	Supply current in Run mode	f _{HCLK} = f _{MSI} = 24 MHz, all peripherals disabled, Flash bank 2 in power down, SRAM2 enabled, SRAM1, SRAM3, SRAM4 in power down	Range 4	Reduced Code	1.65	1.65	1.65	mA
				CoreMark	1.55	1.60	1.60	
				SecureMark	1.80	1.80	1.80	
				Dhrystone 2.1	1.65	1.65	1.65	
				Fibonacci	1.30	1.30	1.30	
				while(1)	1.20	1.20	1.20	

Table 41. Typical current consumption in Run mode on LDO, with different running from Flash memory, ICACHE ON (1-way), prefetch ON⁽¹⁾

Symbol	Parameter	Conditions			Typ			Unit
		-	Voltage scaling	Code	1.8 V	3 V	3.3 V	
I _{DD} (Run)	Supply current in Run mode	f _{HCLK} = f _{MSI} = 24 MHz, all peripherals disabled, Flash bank 2 in power down, all SRAMs enabled	Range 4	Reduced Code	1.75	1.75	1.75	mA
				CoreMark	1.65	1.65	1.65	
				SecureMark	1.85	1.85	1.90	
				Dhrystone 2.1	1.75	1.75	1.75	
				Fibonacci	1.40	1.40	1.40	
				While(1)	1.30	1.30	1.30	



Table 41. Typical current consumption in Run mode on LDO, with different running from Flash memory, ICACHE ON (1-way), prefetch ON⁽¹⁾ (contin

Symbol	Parameter	Conditions		Typ			Unit
		-	Voltage scaling	Code	1.8 V	3 V	3.3 V
I _{DD} (Run)	Supply current in Run mode	f _{HCLK} = f _{PLL} = 160 MHz, PLL on HSE 16 MHz in bypass mode, all peripherals disabled, Flash bank 2 in power down, all SRAMs enabled	Range 1	Reduced Code	13.50	13.50	13.50
				CoreMark	13.50	13.50	13.50
				SecureMark	15.00	15.00	15.00
				Dhrystone 2.1	14.00	14.00	14.00
				Fibonacci	10.50	10.50	10.50
				While(1)	10.00	10.00	10.00
		f _{HCLK} = f _{PLL} = 110 MHz, PLL on HSE 16 MHz in bypass mode, all peripherals disabled, Flash bank 2 in power down, all SRAMs enabled	Range 2	Reduced Code	8.80	8.80	8.85
				CoreMark	8.60	8.65	8.65
				SecureMark	9.65	9.70	9.70
				Dhrystone 2.1	9.05	9.05	9.10
				Fibonacci	6.80	6.80	6.80
				While(1)	6.55	6.55	6.60
		f _{HCLK} = f _{HSE} = 55 MHz, all peripherals disable, Flash bank 2 in power down, all SRAMs enabled	Range 3	Reduced Code	4.15	4.25	4.25
				CoreMark	4.15	4.20	4.25
				SecureMark	4.65	4.70	4.75
				Dhrystone 2.1	4.35	4.40	4.40
				Fibonacci	3.25	3.30	3.35
				While(1)	3.05	3.10	3.15

1. The current consumption from SRAM is similar.

mA

Table 42. Typical current consumption in Run mode on SMPS, with different running from Flash memory in low-power mode, ICACHE ON (1-way), prefetch ON

Symbol	Parameter	Conditions			Typ			Unit
		-	Voltage scaling	Code	1.8 V	3 V	3.3 V	
I _{DD} (Run)	Supply current in Run mode	f _{HCLK} = f _{MSI} = 24 MHz, all peripherals disabled, Flash bank 2 in power down, SRAM2 enabled, SRAM1, SRAM3, SRAM4 in power down	Range 4	Reduced Code	1.10	0.69	0.64	mA
				CoreMark	1.05	0.68	0.61	
				SecureMark	1.20	0.79	0.72	
				Dhrystone 2.1	1.10	0.69	0.64	
				Fibonacci	0.89	0.59	0.51	
				while(1)	0.77	0.54	0.47	

Table 43. Typical current consumption in Run mode on SMPS, with different running from Flash memory, ICACHE ON (1-way), prefetch ON⁽¹⁾

Symbol	Parameter	Conditions			Typ			Unit
		-	Voltage scaling	Code	1.8 V	3 V	3.3 V	
I _{DD} (Run)	Supply current in Run mode	f _{HCLK} = f _{MSI} = 24 MHz, all peripherals disabled, Flash bank 2 in power down, all SRAMs enabled	Range 4	Reduced Code	1.15	0.73	0.68	mA
				CoreMark	1.10	0.72	0.66	
				SecureMark	1.25	0.85	0.77	
				Dhrystone 2.1	1.15	0.75	0.69	
				Fibonacci	0.97	0.65	0.58	
				while(1)	0.89	0.61	0.55	



Table 43. Typical current consumption in Run mode on SMPS, with different running from Flash memory, ICACHE ON (1-way), prefetch ON⁽¹⁾ (continued)

Symbol	Parameter	Conditions		Typ			Unit
		-	Voltage scaling	Code	1.8 V	3 V	3.3 V
I _{DD} (Run)	Supply current in Run mode	f _{HCLK} = f _{PLL} = 160 MHz, PLL on HSE 16 MHz in bypass mode, all peripherals disabled, Flash bank 2 in power down, all SRAMs enabled	Range 1	Reduced Code	10.50	7.15	6.70
				CoreMark	10.50	7.05	6.55
				SecureMark	11.50	7.85	7.35
				Dhrystone 2.1	11.00	7.40	6.90
				Fibonacci	8.25	5.65	5.30
				while(1)	7.90	5.45	5.10
		f _{HCLK} = f _{PLL} = 110 MHz, PLL on HSE 16 MHz in bypass mode, all peripherals disabled, Flash bank 2 in power down, all SRAMs enabled	Range 2	Reduced Code	6.40	4.40	4.15
				CoreMark	6.25	4.30	4.05
				SecureMark	7.00	4.80	4.50
				Dhrystone 2.1	6.55	4.50	4.25
				Fibonacci	5.00	3.50	3.30
				while(1)	4.80	3.35	3.20
		f _{HCLK} = f _{HSE} = 55 MHz, all peripherals disabled, Flash bank 2 in power down, all SRAMs enabled	Range 3	Reduced Code	3.05	2.20	2.15
				CoreMark	3.05	2.20	2.10
				SecureMark	3.40	2.45	2.30
				Dhrystone 2.1	3.20	2.30	2.20
				Fibonacci	2.40	1.80	1.75
				while(1)	2.30	1.70	1.65

1. The current consumption from SRAM is similar.

Table 44. Current consumption in Sleep mode on LDO, Flash memory in power

Symbol	Parameter	Conditions		Typ						
		-	Voltage scaling	f _{HCLK} (MHz)	25°C	55°C	85°C	105°C	125°C	30°C
I _{DD} (Sleep)	Supply current in Sleep mode	f _{HCLK} = f _{MSI} , all peripherals disabled	Range 4	24	0.61	0.94	1.95	3.50	6.50	1.20
				16	0.49	0.81	1.80	3.35	6.40	1.10
				12	0.43	0.75	1.75	3.30	6.30	0.95
				4	0.25	0.58	1.55	3.10	6.15	0.76
				2	0.22	0.55	1.55	3.10	6.10	0.72
				1	0.21	0.53	1.55	3.05	6.10	0.71
				0.4	0.19	0.52	1.50	3.05	6.05	0.69
				0.1	0.19	0.52	1.50	3.05	6.10	0.69
				160	4.35	4.95	6.65	9.10	13.50	6.10
	f _{HCLK} = PLL on HSE 16 MHz in bypass mode, all peripherals disabled	Range 1	140	3.90	4.50	6.15	8.65	13.50	5.60	
			120	3.45	4.05	5.75	8.20	13.00	5.10	
		Range 2	110	3.25	3.75	5.20	7.35	11.50	4.50	
			72	2.15	2.65	4.05	6.15	10.00	3.30	
			64	2.00	2.50	3.90	6.00	9.95	3.20	
		f _{HCLK} = f _{HSE} bypass mode, all peripherals disabled	Range 3	55	1.45	1.85	3.05	4.85	8.40	2.30
				32	1.00	1.40	2.60	4.40	7.85	1.80

1. Evaluated by characterization. Not tested in production.



Table 45. Current consumption in Sleep mode on SMPS, Flash memory in power

Symbol	Parameter	Conditions		Typ at V _{DD} = 1.8 V						Max	
				f _{HCLK} (MHz)	25°C	55°C	85°C	105°C	125°C		30°C
I _{DD} (Sleep)	-	-	Voltage scaling	Range 4	24	0.41	0.63	1.25	2.25	4.40	0.73
					16	0.27	0.53	1.20	2.20	4.30	0.57
					12	0.24	0.48	1.15	2.20	4.25	0.53
					4	0.14	0.34	1.05	2.05	4.10	0.42
					2	0.12	0.34	1.05	2.05	4.10	0.39
					1	0.11	0.33	1.05	2.05	4.10	0.38
					0.4	0.10	0.31	1.05	2.05	4.10	0.38
					0.1	0.10	0.31	1.05	2.05	4.10	0.37
					160	3.50	3.95	5.20	7.00	10.50	4.80
					140	3.10	3.60	4.80	6.60	10.00	4.30
	f _{HCLK} = PLL on HSE 16 MHz in bypass mode, all peripherals disabled	Range 1	120	2.80	3.25	4.50	6.30	9.70	4.00		
			110	2.60	3.00	4.10	5.75	8.65	3.50		
			Range 2	72	1.65	2.00	2.90	4.30	7.00	2.40	
				64	1.55	1.90	2.80	4.20	6.90	2.30	
				55	1.10	1.40	2.25	3.55	5.90	1.70	
			32	0.85	1.10	1.90	3.15	5.60	1.40		

1. Evaluated by characterization. Not tested in production.

2. The maximum value is at $V_{DD} = 1.71\text{ V}$ in Sleep mode on SMPS.

**Table 46. Current consumption in Sleep mode on SMPS,
Flash memory in power down, $V_{DD} = 3.0\text{ V}$**

Symbol	Parameter	Conditions		Typ at V _{DD} = 3.0 V						
				f _{HCLK} (MHz)	Voltage scaling	25°C	55°C	85°C	105°C	125°C
I _{DD} (Sleep)	Supply current in Sleep mode	-	Range 4	24	0.26	0.40	0.83	1.50	2.80	0.66
				16	0.20	0.33	0.77	1.40	2.80	0.54
				12	0.17	0.31	0.75	1.40	2.75	0.49
				4	0.10	0.24	0.66	1.30	2.70	0.30
				2	0.08	0.22	0.66	1.30	2.65	0.27
				1	0.08	0.22	0.66	1.30	2.65	0.26
				0.4	0.07	0.21	0.65	1.30	2.65	0.26
				0.1	0.07	0.21	0.65	1.30	2.65	0.26
		f _{HCLK} = PLL on HSE 16 MHz in bypass mode, all peripherals disabled	Range 1	160	2.50	2.85	3.75	5.05	7.40	4.50
				140	2.25	2.60	3.50	4.75	7.15	4.00
			Range 2	120	2.05	2.40	3.25	4.55	6.90	3.60
				110	1.95	2.25	3.00	4.10	6.05	3.20
		f _{HCLK} = f _{HSE} bypass mode, all peripherals disabled	Range 3	72	1.30	1.55	2.20	3.20	5.10	2.20
				64	1.20	1.45	2.15	3.15	5.00	2.00
				55	0.92	1.10	1.70	2.55	4.15	1.40
				32	0.70	0.89	1.45	2.30	3.95	1.10

1. Evaluated by characterization. Not tested in production.



Table 47. SRAM1/SRAM3 current consumption in Run/Sleep mode with LDO a

Symbol	Parameter	Conditions			Typ				
		-	Voltage scaling	f _{HCLK} (MHz)	25°C	55°C	85°C	105°C	125°C
I _{DD} (SRAM1)	LDO	SRAM1 supply current in Run/Sleep mode (SRAM1PD = 1 versus SRAM1PD = 0)	Range 4	24	0.02	0.05	0.16	0.33	0.68
			Range 1	160	0.04	0.10	0.28	0.55	1.07
			Range 2	110	0.03	0.08	0.23	0.47	0.94
			Range 3	55	0.02	0.06	0.19	0.40	0.81
I _{DD} (SRAM3)	LDO	SRAM3 supply current in Run/Sleep mode (SRAM3PD = 1 versus SRAM3PD = 0)	Range 4	24	0.04	0.13	0.41	0.87	1.78
			Range 1	160	0.11	0.26	0.73	1.44	2.80
			Range 2	110	0.08	0.21	0.60	1.22	2.44
			Range 3	55	0.06	0.16	0.50	1.04	2.09
I _{DD} (SRAM1)	SMPS, V _{DD} = 3.0 V	SRAM1 supply current in Run/Sleep mode (SRAM1PD = 1 versus SRAM1PD = 0)	Range 4	24	0.01	0.02	0.06	0.10	0.26
			Range 1	160	0.02	0.05	0.14	0.28	0.55
			Range 2	110	0.01	0.04	0.12	0.23	0.46
			Range 3	55	0.01	0.03	0.09	0.18	0.36
I _{DD} (SRAM3)	SMPS, V _{DD} = 3.0 V	SRAM3 supply current in Run/Sleep mode (SRAM3PD = 1 versus SRAM3PD = 0)	Range 4	24	0.02	0.05	0.17	0.32	0.69
			Range 1	160	0.06	0.13	0.37	0.73	1.43
			Range 2	100	0.04	0.10	0.30	0.61	1.19
			Range 3	55	0.03	0.08	0.23	0.48	0.95

Table 47. SRAM1/SRAM3 current consumption in Run/Sleep mode with LDO and SMPS

Symbol	Parameter	Conditions			Typ					
		-	Voltage scaling	f _{HCLK} (MHz)	25°C	55°C	85°C	105°C	125°C	30°C
I _{DD} (SRAM1)	SMPS ⁽¹⁾	SRAM1 supply current in Run/Sleep mode (SRAM1PD = 1 versus SRAM1PD = 0)	Range 4	24	0.01	0.03	0.11	0.17	0.43	0.0
			Range 1	160	0.03	0.09	0.24	0.47	0.91	0.1
			Range 2	110	0.02	0.07	0.20	0.39	0.76	0.0
			Range 3	55	0.02	0.05	0.15	0.31	0.60	0.0
I _{DD} (SRAM3)	SMPS ⁽¹⁾	SRAM3 supply current in Run/Sleep mode (SRAM3PD = 1 versus SRAM3PD = 0)	Range 4	24	0.03	0.09	0.28	0.53	1.15	0.1
			Range 1	160	0.09	0.22	0.62	1.22	2.38	0.3
			Range 2	100	0.06	0.17	0.51	1.02	1.98	0.2
			Range 3	55	0.04	0.13	0.39	0.80	1.59	0.1

1. The typical value is measured at V_{DD} = 1.8 V. The maximum value is for 1.71 V ≤ V_{DD} ≤ 3.6 V and is at V_{DD} = 1.71 V in Run/Sleep

Table 48. Static power consumption of Flash banks, when supplied by LDO

Symbol	Parameter	Typ					
		25°C	55°C	85°C	105°C	125°C	30°C
I _{DD} (Flash_Bank1) ⁽¹⁾	Flash bank 1 static consumption in normal mode (PD1 = 1 versus PD1 = 0)	45.0	50.0	50.0	50.0	100.0	100.0
I _{DD} (Flash_Bank2) ⁽¹⁾	Flash bank 2 static consumption in normal mode (PD2 = 1 versus PD2 = 0)	45.0	50.0	50.0	50.0	100.0	100.0
I _{DD} (Flash_Bank_LPM) ⁽²⁾	One Flash bank additional static consumption in normal mode versus low-power mode (LPM = 0 versus LPM = 1)	25.0	25.0	25.0	25.0	50.0	40.0

1. When one bank is in power down, this consumption is saved. When Flash memory is in power down in Sleep mode (SLEEP_PD = power down.

2. If no bank is in power-down, the Flash memory additional static consumption in normal mode versus low-power mode is 2 x I_{DD}(Flash



Table 49. Current consumption in Stop 0 mode on LDO

Symbol	Parameter	Conditions V_{DD} (V)	Typ					
			25°C	55°C	85°C	105°C	125°C	30°C
$I_{DD}(\text{Stop 0})$	Supply current in Stop 0 mode, regulator in Range 4, RTC disabled, 8-Kbyte SRAM2 + ICACHE retained	1.8	110	280	770	1500	3000	400
		2.4	115	290	805	1600	3050	420
		3.0	115	295	820	1600	3150	420
		3.3	115	295	820	1600	3150	420
		3.6	115	295	825	1600	3150	420
	Supply current in Stop 0 mode, regulator in Range 4, RTC disabled, All SRAMs retained	1.8	125	305	840	1650	3300	460
		2.4	125	315	875	1750	3400	460
		3.0	125	320	895	1800	3500	460
		3.3	130	320	890	1750	3500	470
		3.6	130	320	895	1800	3500	470

1. Evaluated by characterization. Not tested in production.

Table 50. Current consumption in Stop 0 mode on SMPS

Symbol	Parameter	Conditions	Typ							
			V _{DD} (V)	25°C	55°C	85°C	105°C	125°C	30°C	55°C
I _{DD} (Stop 0)	Supply current in Stop 0 mode, regulator in Range 4, RTC disabled, 8-Kbyte SRAM2 + ICACHE retained	1.8		54.5	160	535	1050	2100	200	480
		2.4		38.5	115	360	890	1650	140	350
		3.0		39.5	115	340	685	1400	150	350
		3.3		37.0	105	315	640	1300	140	320
		3.6		35.5	100	295	605	1200	130	300
	Supply current in Stop 0 mode, regulator in Range 4, RTC disabled, All SRAM retained	1.8		61.5	175	515	1200	2350	230	550
		2.4		43.5	125	400	930	1850	160	380
		3.0		44.5	125	370	770	1550	170	380
		3.3		41.5	115	345	705	1400	150	350
		3.6		40.0	110	325	665	1350	150	320

1. Evaluated by characterization. Not tested in production.

Table 51. Current consumption in Stop 1 mode on LDO

Symbol	Parameter	Conditions	Typ							
			V _{DD} (V)	25°C	55°C	85°C	105°C	125°C	30°C	55°C
I _{DD} (Stop 1)	Supply current in Stop 1 mode, RTC disabled, 8-Kbyte SRAM2 + ICACHE retained	1.8		82.0	250	755	1500	3000	300	750
		2.4		83.5	250	750	1500	3050	310	750
		3.0		87.5	255	755	1550	3050	320 ⁽²⁾	770
		3.3		84.0	250	755	1550	3050	310	750
		3.6		95.5	255	760	1550	3050	350	770



Table 51. Current consumption in Stop 1 mode on LDO (continued)

Symbol	Parameter	Conditions	Typ					
		V _{DD} (V)	25°C	55°C	85°C	105°C	125°C	30°C 55°C
I _{DD} (Stop 1)	Supply current in Stop 1 mode, RTC disabled, All SRAMs retained	1.8	89.0	255	760	1550	3100	330 77
		2.4	94.0	265	795	1600	3200	340 80
		3.0	100.0	270	815	1650	3300	370 81
		3.3	100.0	275	815	1650	3300	370 83
		3.6	110.0	275	825	1650	3300	400 83
I _{DD} (Stop 1 with RTC)	Supply current in Stop 1 mode, RTC ⁽³⁾ clocked by LSI 32 kHz, 8-Kbyte SRAM2 + ICACHE retained	1.8	81.5	240	695	1400	2800	- -
		2.4	88.5	245	730	1450	2900	- -
		3.0	93.0	245	745	1500	2950	- -
		3.3	89.0	250	745	1500	2950	- -
		3.6	87.5	250	755	1500	2950	- -
	Supply current in Stop 1 mode, RTC ⁽³⁾ clocked by LSE bypassed at 32768 Hz, 8-Kbyte SRAM2 + ICACHE retained	1.8	81.0	240	715	1450	2800	- -
		2.4	81.5	245	720	1450	2800	- -
		3.0	90.5	245	720	1450	2800	- -
		3.3	83.5	245	725	1450	2800	- -
		3.6	94.0	255	730	1450	2850	- -
	Supply current in Stop 1 mode, RTC ⁽³⁾ clocked by LSE quartz in medium low-drive mode, LSESSEN = 0 in RCC_BDCR, 8-Kbyte SRAM2 + ICACHE retained	1.8	83.5	245	730	1500	2950	- -
		2.4	84.0	240	730	1500	2950	- -
		3.0	88.0	245	735	1500	2950	- -
		3.3	84.5	245	735	1500	2950	- -
		3.6	84.5	250	740	1500	2950	- -

1. Evaluated by characterization and not tested in production, unless otherwise specified.

2. Tested in production.

3. RTC with default configuration but LPCAL = 1 in RTC_CALR.

Table 52. Current consumption during wakeup from Stop 1 mode on LDO

Symbol	Parameter	Conditions
Q _{DD} (wakeup from Stop 1)	Electrical charge consumed during wakeup from Stop 1 mode	-
		Wakeup clock is MSI 24 MHz
		Wakeup clock is HSI 16 MHz
		Wakeup clock is MSI 1 MHz

Table 53. Current consumption in Stop 1 mode on SMPS

Symbol	Parameter	Conditions	Type							
			25°C	55°C	85°C	105°C	125°C	30°C	55°C	
I _{DD} (Stop 1)	Supply current in Stop 1 mode, RTC disabled, 8-Kbyte SRAM2 + ICACHE retained	V _{DD} (V)								
		1.8	54.5	160	535	1050	2100	200	48	
		2.4	38.5	115	350	890	1650	140	35	
		3.0	39.5	115	340	685	1400	150 ⁽²⁾	35	
		3.3	37.0	105	315	640	1300	140	32	
	3.6	35.5	100	295	600	1200	130	30		
	Supply current in Stop 1 mode, RTC disabled, All SRAMs retained	1.8	61.5	175	515	1200	2350	230	53	
		2.4	43.5	125	390	930	1850	160	38	
		3.0	44.0	125	370	770	1550	160	38	
		3.3	41.5	115	345	705	1400	150	35	
3.6		39.5	110	325	665	1350	150	33		



Table 53. Current consumption in Stop 1 mode on SMPS (continued)

Symbol	Parameter	Conditions V _{DD} (V)	Typ					
			25°C	55°C	85°C	105°C	125°C	30°C
I _{DD} (Stop 1 with RTC)	Supply current in Stop 1 mode, RTC ⁽³⁾ clocked by LSI 32 kHz, 8-Kbyte SRAM2 + ICACHE retained	1.8	54.5	160	535	1050	2100	-
		2.4	39.0	115	350	890	1650	-
		3.0	40.0	115	340	685	1400	-
		3.3	37.5	110	315	640	1300	-
		3.6	36.0	100	295	600	1200	-
	Supply current in Stop 1 mode, RTC ⁽³⁾ clocked by LSE bypassed at 32768 Hz, 8-Kbyte SRAM2 + ICACHE retained	1.8	65.0	180	535	1050	2100	-
		2.4	50.0	140	415	850	1700	-
		3.0	42.0	120	345	705	1400	-
		3.3	39.0	110	320	655	1250	-
		3.6	38.0	105	300	620	1200	-
	Supply current in Stop 1 mode, RTC ⁽³⁾ clocked by LSE quartz in medium low-drive mode, LSESSEN = 0 in RCC_BDCR, 8-Kbyte SRAM2 + ICACHE retained	1.8	54.0	155	610	1050	2100	-
		2.4	39.5	150	490	875	1600	-
		3.0	39.5	115	335	680	1350	-
		3.3	37.0	105	310	630	1250	-
		3.6	35.5	100	295	590	1150	-

1. Evaluated by characterization and not tested in production, unless otherwise specified.

2. Tested in production.

3. RTC with default configuration but LPCAL = 1 in RTC_CALR.

Table 54. Current consumption during wakeup from Stop 1 mode on SMF

Symbol	Parameter	Conditions	
		-	
Q _{DD} (wakeup from Stop 1)	Electrical charge consumed during wakeup from Stop 1 mode	Wakeup clock is MSI 24 MHz	
		Wakeup clock is HSI 16 MHz	
		Wakeup clock is MSI 1 MHz	

Table 55. Current consumption in Stop 2 mode on LDO

Symbol	Parameter	Conditions	Typ							
			V _{DD} (V)	25°C	55°C	85°C	105°C	125°C	30°C	55°C
I _{DD} (Stop 2)	Supply current in Stop 2 mode, RTC disabled, 8-Kbyte SRAM2 + ICACHE retained	1.8		8.90	23.5	70.0	145	305	33.0	71.1
		2.4		8.90	23.5	70.5	145	310	33.0	71.1
		3.0		9.05	24.0	71.5	150	315	33.0 ⁽²⁾	72.2
		3.3		9.30	24.5	73.0	150	320	34.0	74.4
		3.6		10.00	26.0	75.5	155	325	37.0	78.8
	Supply current in Stop 2 mode, RTC disabled, All SRAMs retained	1.8		20.00	48.5	145.0	310	680	73.0	150.0
		2.4		20.00	48.5	145.0	315	680	73.0	150.0
		3.0		20.50	48.5	145.0	315	685	74.0	150.0
		3.3		20.50	49.5	150.0	315	690	74.0	150.0
		3.6		22.00	51.0	150.0	320	700	80.0	160.0



Table 55. Current consumption in Stop 2 mode on LDO (continued)

Symbol	Parameter	Conditions V_{DD} (V)	Typ						
			25°C	55°C	85°C	105°C	125°C	30°C	55°C
$I_{DD}(\text{Stop 2 with RTC})$	Supply current in Stop 2 mode, RTC ⁽³⁾ clocked by LSI 32 kHz, 8-Kbyte SRAM2 + ICACHE retained	1.8	9.45	24.0	71.5	150	315	35.0	72
		2.4	9.50	24.0	71.5	150	315	35.0	72
		3.0	9.60	24.5	73.0	150	320	35.0	74
		3.3	9.30	25.0	74.0	155	325	34.0	75
		3.6	11.00	26.5	77.0	160	335	40.0	80
	Supply current in Stop 2 mode, RTC ⁽³⁾ clocked by LSI 250 Hz, 8-Kbyte SRAM2 + ICACHE retained	1.8	9.15	23.5	70.0	145	305	33.0	71
		2.4	9.20	23.5	70.5	145	310	34.0	71
		3.0	9.20	24.0	71.5	150	315	34.0	72
		3.3	9.50	24.5	73.0	150	320	35.0	74
		3.6	10.50	26.0	76.0	155	325	38.0	78
	Supply current in Stop 2 mode, RTC ⁽³⁾ clocked by LSE bypassed at 32768 Hz, 8-Kbyte SRAM2 + ICACHE retained	1.8	9.15	24.0	71.5	150	315	33.0	72
		2.4	9.20	24.0	71.5	150	315	34.0	72
		3.0	9.50	24.0	72.5	150	320	35.0	72
		3.3	9.50	25.0	74.0	155	325	35.0	75
		3.6	10.50	26.5	76.5	160	335	38.0	80
	Supply current in Stop 2 mode, RTC ⁽³⁾ clocked by LSE quartz in medium low-drive mode, 8-Kbyte SRAM2 + ICACHE retained	1.8	9.35	23.5	70.5	145	305	-	-
		2.4	9.40	24.0	71.0	150	310	-	-
		3.0	9.25	24.0	72.0	150	315	-	-
		3.3	9.65	25.0	73.5	150	320	-	-
		3.6	10.50	26.5	76.0	155	325	-	-

1. Evaluated by characterization and not tested in production, unless otherwise specified.

2. Tested in production.

3. RTC with default configuration but LPCAL = 1 in RTC_CALR.

Table 56. SRAM static power consumption in Stop 2 when supplied by LD

Symbol	Parameter	Typ				
		25°C	55°C	85°C	105°C	125°C
$I_{DD}(SRAM1\_64KB)^{(2)}$	SRAM1 64-Kbyte page x static consumption (SRAM1PDSx = 1 versus SRAM1PDSx = 0)	0.8	2.0	6.0	13.2	28.6
$I_{DD}(SRAM2\_8KB)^{(3)}$	SRAM2 8-Kbyte page 1 static consumption (SRAM2PDS1 = 1 versus SRAM2PDS1 = 0)	0.2	0.4	1.4	3.1	6.5
$I_{DD}(SRAM2\_56KB)^{(3)}$	SRAM2 56-Kbyte page 2 static consumption (SRAM2PDS2 = 1 versus SRAM2PDS2 = 0)	1.0	2.6	8.0	17.6	37.9
$I_{DD}(SRAM3\_64KB)^{(4)}$	SRAM3 64-Kbyte page x static consumption (SRAM3PDSx = 1 versus SRAM3PDSx = 0)	0.8	1.9	5.7	12.6	27.5
$I_{DD}(SRAM4)$	SRAM4 static consumption (SRAM4PDS = 1 versus SRAM4PDS = 0)	0.3	0.6	1.8	3.9	8.2
$I_{DD}(ICRAM)$	ICACHE SRAM static consumption (ICRAMPDS = 1 versus ICRAMPDS = 0)	0.1	0.4	1.3	2.9	5.7
$I_{DD}(DC1RAM)$	DCACHE1 SRAM static consumption (DC1RAMPDS = 1 versus DC1RAMPDS = 0)	0.1	0.2	0.7	1.5	3.0
$I_{DD}(DMA2DRAM)$	DMA2D SRAM static consumption (DMA2DRAMPDS = 1 versus DMA2DRAMPDS = 0)	0.0	0.1	0.3	0.5	0.7
$I_{DD}(PRAM)$	FMAC, FDCAN and USB SRAM static consumption (PRAMPDS = 1 versus PRAMPDS = 0)	0.0	0.1	0.4	0.7	1.1
$I_{DD}(PKARAM)$	PKA SRAM static consumption (PKARAMPDS = 1 versus PKARAMPDS = 0)	0.1	0.2	0.6	1.2	2.1

1. Evaluated by characterization. Not tested in production.

2. SRAM1 total consumption is $3 \times I_{DD}(SRAM1\_64KB)$.

3. SRAM2 total consumption is $I_{DD}(SRAM2\_8KB) + I_{DD}(SRAM2\_56KB)$.

4. SRAM3 total consumption is $8 \times I_{DD}(SRAM3\_64KB)$.



Table 57. Current consumption during wakeup from Stop 2 mode on LDO

Symbol	Parameter	Conditions	
		-	
Q _{DD} (wakeup from Stop 2)	Electrical charge consumed during wakeup from Stop 2 mode	Wakeup clock is MSI 24 MHz	
		Wakeup clock is HSI 16 MHz	
		Wakeup clock is MSI 1 MHz	

Table 58. Current consumption in Stop 2 mode on SMPS

Symbol	Parameter	Conditions	Typ							
			V _{DD} (V)	25°C	55°C	85°C	105°C	125°C	30°C	55°C
I _{DD} (Stop 2)	Supply current in Stop 2 mode, RTC disabled, 8-Kbyte SRAM2 + ICACHE retained	1.8		5.30	14.0	42.0	88.5	195	19.0	42
		2.4		3.50	9.6	29.5	63.5	140	13.0	29
		3.0		3.90	10.0	31.5	68.0	150	14.0 ⁽²⁾	30
		3.3		3.90	10.0	30.5	65.5	145	14.0	30
		3.6		4.55	11.0	31.0	65.0	145	16.0	32
	Supply current in Stop 2 mode, RTC disabled, ALL SRAMs retained	1.8		12.00	28.5	83.5	180.0	440	44.0	86
		2.4		7.85	19.5	58.5	125.0	280	29.0	59
		3.0		8.55	20.5	61.0	130.0	290	31.0	61
		3.3		8.20	19.5	57.5	125.0	275	30.0	58
		3.6		8.55	19.5	56.0	120.0	265	30.0	57

Table 58. Current consumption in Stop 2 mode on SMPS (continued)

Symbol	Parameter	Conditions V _{DD} (V)	Typ						
			25°C	55°C	85°C	105°C	125°C	30°C	55°C
I _{DD} (Stop 2 with RTC)	Supply current in Stop 2 mode, RTC ⁽³⁾ clocked by LSI 32 kHz, 8-Kbyte SRAM2 + ICACHE retained	1.8	5.60	14.0	42.0	89.0	195	20.0	42
		2.4	3.85	10.0	30.0	63.5	140	14.0	30
		3.0	4.35	10.5	32.0	68.5	150	16.0	31
		3.3	4.40	10.5	31.0	66.0	145	16.0	31
		3.6	5.15	11.5	31.5	66.0	145	18.0	33
	Supply current in Stop 2 mode, RTC ⁽³⁾ clocked by LSI 250 Hz, 8-Kbyte SRAM2 + ICACHE retained	1.8	5.40	14.0	42.0	89.0	195	20.0	42
		2.4	3.60	9.8	30.0	63.5	135	13.0	29
		3.0	4.00	10.5	31.5	68.0	150	15.0	31
		3.3	4.05	10.5	31.0	65.5	145	15.0	31
	Supply current in Stop 2 mode, RTC ⁽³⁾ clocked by LSE bypassed at 32768 Hz, 8-Kbyte SRAM2 + ICACHE retained	3.6	4.75	11.0	31.5	65.5	145	17.0	32
		1.8	5.50	14.0	42.0	89.0	195	20.0	42
		2.4	3.70	9.9	30.0	63.5	140	14.0	30
		3.0	4.15	10.5	32.0	68.0	150	15.0	31
		3.3	4.20	10.5	31.0	66.0	145	15.0	31
	Supply current in Stop 2 mode, RTC ⁽³⁾ clocked by LSE quartz in medium low-drive mode, 8-Kbyte SRAM2 + ICACHE retained	3.6	4.90	11.0	31.5	65.5	145	17.0	32
		1.8	5.50	14.0	41.5	88.0	190	-	-
		2.4	3.80	9.9	30.0	63.0	135	-	-
		3.0	4.15	10.5	31.5	67.5	145	-	-
		3.3	4.20	10.5	31.0	65.0	140	-	-
		3.6	4.85	11.0	31.5	65.0	140	-	-

1. Evaluated by characterization and not tested in production, unless otherwise specified.
2. Tested in production.
3. RTC with default configuration but LPCAL = 1 in RTC_CALR.



Table 59. SRAM static power consumption in Stop 2 when supplied by S

Symbol	Parameter	Typ					
		25°C	55°C	85°C	105°C	125°C	30°C
$I_{DD}(SRAM1\_64KB)^{(2)}$	SRAM1 64-Kbyte page x static consumption (SRAM1PDSx = 1 versus SRAM1PDSx = 0)	0.4	0.9	2.6	5.5	12.7	1.5
$I_{DD}(SRAM2\_8KB)^{(3)}$	SRAM2 8-Kbyte page 1 static consumption (SRAM2PDS1 = 1 versus SRAM2PDS1 = 0)	0.1	0.2	0.6	1.2	2.9	0.3
$I_{DD}(SRAM2\_56KB)^{(3)}$	SRAM2 56-Kbyte page 2 static consumption (SRAM2PDS2 = 1 versus SRAM2PDS2 = 0)	0.5	1.1	3.4	7.5	16.7	1.7
$I_{DD}(SRAM3\_64KB)^{(4)}$	SRAM3 64-Kbyte page x static consumption (SRAM3PDSx = 1 versus SRAM3PDSx = 0)	0.4	0.8	2.4	5.3	12.2	1.4
$I_{DD}(SRAM4)$	SRAM4 static consumption (SRAM4PDS = 1 versus SRAM4PDS = 0)	0.1	0.3	0.7	1.5	3.7	0.4
$I_{DD}(ICRAM)$	ICACHE SRAM static consumption (ICRAMPDS = 1 versus ICRAMPDS = 0)	0.1	0.2	0.5	1.0	2.6	0.3
$I_{DD}(DC1RAM)$	DCACHE1 SRAM static consumption (DC1RAMPDS = 1 versus DC1RAMPDS = 0)	0.0	0.1	0.3	0.4	1.3	0.2
$I_{DD}(DMA2DRAM)$	DMA2D SRAM static consumption (DMA2DRAMPDS = 1 versus DMA2DRAMPDS = 0)	0.0	0.0	0.1	0.2	0.4	0.1
$I_{DD}(PRAM)$	FMAC, FDCAN and USB SRAM static consumption (PRAMPDS = 1 versus PRAMPDS = 0)	0.0	0.0	0.1	0.2	0.6	0.1
$I_{DD}(PKARAM)$	PKA SRAM static consumption (PKARAMPDS = 1 versus PKARAMPDS = 0)	0.0	0.1	0.2	0.3	1.0	0.1

1. Evaluated by characterization. Not tested in production.

2. SRAM1 total consumption is $3 \times I_{DD}(SRAM1\_64KB)$.

3. SRAM2 total consumption is $I_{DD}(SRAM2\_8KB) + I_{DD}(SRAM2\_56KB)$.

4. SRAM3 total consumption is $8 \times I_{DD}(SRAM3\_64KB)$.

Table 60. Current consumption during wakeup from Stop 2 mode on SMF

Symbol	Parameter	Conditions	
		-	
Q _{DD} (wakeup from Stop 2)	Electrical charge consumed during wakeup from Stop 2 mode	Wakeup clock is MSI 24 MHz	
		Wakeup clock is HSI 16 MHz	
		Wakeup clock is MSI 1 MHz	

Table 61. Current consumption in Stop 3 mode on LDO

Symbol	Parameter	Conditions	Typ							
			V _{DD} (V)	25°C	55°C	85°C	105°C	125°C	30°C	55°C
I _{DD} (Stop 3)	Supply current in Stop 3 mode, RTC disabled, 8-Kbyte SRAM2 + ICACHE retained	1.8		5.15	14.5	49.0	110	240	19.0	44.0
		2.4		5.15	15.0	49.5	110	240	19.0	45.0
		3.0		5.60	15.0	50.5	110	245	20.0	45.0
		3.3		5.30	15.5	51.5	115	250	19.0	46.0
		3.6		6.80	17.0	54.0	115	255	24.0	50.0
	Supply current in Stop 3 mode, RTC disabled, all SRAMs retained	1.8		12.00	35.5	125.0	290	665	44.0	110.0
		2.4		12.00	36.0	125.0	295	670	44.0	110.0
		3.0		13.00	36.5	130.0	300	675	47.0 ⁽²⁾	110.0
		3.3		14.50	37.0	130.0	300	685	52.0	120.0
		3.6		14.50	39.0	135.0	305	695	52.0	120.0



Table 61. Current consumption in Stop 3 mode on LDO (continued)

Symbol	Parameter	Conditions V_{DD} (V)	Typ					
			25°C	55°C	85°C	105°C	125°C	30°C
$I_{DD}(\text{Stop 3 with RTC})$	Supply current in Stop 3 mode, RTC ⁽³⁾ clocked by LSI 32 kHz, 8-Kbyte SRAM2 + ICACHE retained	1.8	5.45	15.0	49.5	110	240	20.0
		2.4	5.55	15.0	50.0	110	240	20.0
		3.0	6.05	15.5	51.0	110	245	22.0
		3.3	5.80	16.0	52.0	115	250	21.0
		3.6	7.35	18.0	54.5	120	255	26.0
	Supply current in Stop 3 mode, RTC ⁽³⁾ clocked by LSI 250 Hz, 8-Kbyte SRAM2 + ICACHE retained	1.8	5.25	15.0	49.5	110	240	19.0
		2.4	5.30	15.0	49.5	110	240	19.0
		3.0	5.75	15.0	50.5	110	245	21.0
		3.3	5.40	16.0	52.0	115	250	19.0
		3.6	6.95	17.5	54.5	115	255	25.0
	Supply current in Stop 3 mode, RTC ⁽³⁾ clocked by LSE bypassed at 32768 Hz, 8-Kbyte SRAM2 + ICACHE retained	1.8	5.35	15.0	49.5	110	240	20.0
		2.4	5.40	15.0	49.5	110	240	20.0
		3.0	5.90	15.5	50.5	110	245	21.0
		3.3	5.55	16.0	52.0	115	250	20.0
		3.6	7.20	17.5	54.5	115	255	25.0
	Supply current in Stop 3 mode, RTC ⁽³⁾ clocked by LSE quartz in medium low-drive mode, 8-Kbyte SRAM2 + ICACHE retained	1.8	5.35	15.0	48.5	105	230	-
		2.4	5.45	15.0	49.0	110	235	-
		3.0	5.95	15.5	50.5	110	240	-
		3.3	6.55	16.0	51.5	110	245	-
		3.6	7.20	17.5	54.0	115	250	-

1. Evaluated by characterization and not tested in production, unless otherwise specified.

2. Tested in production.

3. RTC with default configuration but LPCAL = 1 in RTC_CALR.

Table 62. SRAM static power consumption in Stop 3 when supplied by LD

Symbol	Parameter	Typ				
		25°C	55°C	85°C	105°C	125°C
$I_{DD}(SRAM1\_64kB)^{(2)}$	SRAM1 64-Kbyte page x static consumption (SRAM1PDSx = 1 versus SRAM1PDSx = 0)	0.7	1.8	6.4	15.3	35.6
$I_{DD}(SRAM2\_8kB)^{(3)}$	SRAM2 8-Kbyte page 1 static consumption (SRAM2PDS1 = 1 versus SRAM2PDS1 = 0)	0.2	0.7	2.4	5.8	12.8
$I_{DD}(SRAM2\_56kB)^{(3)}$	SRAM2 56-Kbyte page 2 static consumption (SRAM2PDS2 = 1 versus SRAM2PDS2 = 0)	0.9	2.2	7.8	18.5	41.7
$I_{DD}(SRAM3\_64kB)^{(4)}$	SRAM3 64-Kbyte page x static consumption (SRAM3PDSx = 1 versus SRAM3PDSx = 0)	0.7	1.7	6.1	14.8	34.2
$I_{DD}(SRAM4)$	SRAM4 static consumption (SRAM4PDS = 1 versus SRAM4PDS = 0)	0.2	0.5	1.7	4.0	8.9
$I_{DD}(ICRAM)$	ICACHE SRAM static consumption (ICRAMPDS = 1 versus ICRAMPDS = 0)	0.0	0.3	1.3	2.9	6.3
$I_{DD}(DC1RAM)$	DCACHE1 SRAM static consumption (DC1RAMPDS = 1 versus DC1RAMPDS = 0)	0.0	0.0	0.0	0.3	1.2
$I_{DD}(DMA2DRAM)$	DMA2D SRAM static consumption (DMA2DRAMPDS = 1 versus DMA2DRAMPDS = 0)	0.0	0.1	0.3	0.6	1.1
$I_{DD}(PRAM)$	FMAC, FDCAN and USB SRAM static consumption (PRAMPDS = 1 versus PRAMPDS = 0)	0.1	0.1	0.4	0.8	1.5
$I_{DD}(PKARAM)$	PKA SRAM static consumption (PKARAMPDS = 1 versus PKARAMPDS = 0)	0.1	0.2	0.6	1.3	2.8

1. Evaluated by characterization. Not tested in production.

2. SRAM1 total consumption is $3 \times I_{DD}(SRAM1\_64kB)$.

3. SRAM2 total consumption is $I_{DD}(SRAM2\_8kB) + I_{DD}(SRAM2\_56kB)$.

4. SRAM3 total consumption is $8 \times I_{DD}(SRAM3\_64kB)$.



Table 63. Current consumption during wakeup from Stop 3 mode on LDO

Symbol	Parameter	Conditions	
		-	
Q _{DD} (wakeup from Stop 3)	Electrical charge consumed during wakeup from Stop 3 mode	Wakeup clock is MSI 24 MHz	
		Wakeup clock is HSI 16 MHz	
		Wakeup clock is MSI 1 MHz	

Table 64. Current consumption in Stop 3 mode on SMPS

Symbol	Parameter	Conditions	Typ						
		V _{DD} (V)	25°C	55°C	85°C	105°C	125°C	30°C	55°C
I _{DD} (Stop 3)	Supply current in Stop 3 mode, RTC disabled, 8-Kbyte SRAM2 + ICACHE retained	1.8	2.10	6.55	22.5	50.5	115.0	7.4	21.0
		2.4	1.85	5.95	20.5	46.5	110.0	6.5	19.0
		3.0	1.70	5.30	18.5	42.0	98.5	5.9	17.0
		3.3	1.80	5.55	18.5	41.5	97.0	6.1	19.0
		3.6	2.65	6.55	19.5	42.5	98.0	8.6	19.0
	Supply current in Stop 3 mode, RTC disabled, all SRAMs retained	1.8	5.20	15.50	55.0	130.0	355.0	19.0	47.0
		2.4	4.55	14.00	50.0	115.0	275.0	17.0	44.0
		3.0	3.90	12.00	42.5	100.0	235.0	14.0 ⁽²⁾	33.0
		3.3	3.65	11.50	40.5	95.0	225.0	13.0	33.0
		3.6	4.50	12.00	40.5	92.5	215.0	16.0	33.0

Table 64. Current consumption in Stop 3 mode on SMPS (continued)

Symbol	Parameter	Conditions	Typ					
		V _{DD} (V)	25°C	55°C	85°C	105°C	125°C	30°C
I _{DD} (Stop 3 with RTC)	Supply current in Stop 3 mode, RTC ⁽³⁾ clocked by LSI 32 kHz, 8-Kbyte SRAM2 + ICACHE retained	1.8	2.40	6.85	22.5	51.0	120.0	8.5
		2.4	2.25	6.30	21.0	47.0	110.0	8.0
		3.0	2.15	5.80	19.0	42.5	99.0	7.5
		3.3	2.30	6.05	19.0	42.0	97.5	7.9
		3.6	3.20	7.10	20.0	43.0	98.5	11.0
	Supply current in Stop 3 mode, RTC ⁽³⁾ clocked by LSI 250 Hz, 8-Kbyte SRAM2 + ICACHE retained	1.8	2.20	6.70	22.5	50.5	115.0	7.8
		2.4	2.00	6.10	20.5	47.0	110.0	7.1
		3.0	1.85	5.45	18.5	42.0	98.5	6.5
		3.3	1.90	5.70	18.5	41.5	97.0	6.4
		3.6	2.80	6.70	20.0	42.5	98.0	9.2
	Supply current in Stop 3 mode, RTC ⁽³⁾ clocked by LSE bypassed at 32768 Hz, 8-Kbyte SRAM2 + ICACHE retained	1.8	2.30	6.80	22.5	51.0	120.0	8.2
		2.4	2.10	6.20	21.0	47.0	110.0	7.4
		3.0	2.00	5.60	18.5	42.0	99.0	7.0
		3.3	2.05	5.85	18.5	42.0	97.5	7.0
		3.6	3.00	6.90	20.0	43.0	98.5	9.9
	Supply current in Stop 3 mode, RTC ⁽³⁾ clocked by LSE quartz in medium low-drive mode, 8-Kbyte SRAM2 + ICACHE retained	1.8	2.35	6.80	22.5	50.0	115.0	-
		2.4	2.15	6.25	21.0	46.5	105.0	-
		3.0	2.05	5.70	18.5	42.0	96.0	-
		3.3	2.25	5.95	18.5	41.5	95.0	-
		3.6	3.05	6.95	20.0	42.5	96.0	-

1. Evaluated by characterization and not tested in production, unless otherwise specified.

2. Tested in production.

3. RTC with default configuration but LPCAL = 1 in RTC_CALR.

Table 65. SRAM static power consumption in Stop 3 when supplied by S

Symbol	Parameter	Typ				
		25°C	55°C	85°C	105°C	125°C
$I_{DD}(SRAM1\_64KB)^{(2)}$	SRAM1 64-Kbyte page x static consumption (SRAM1PDSx = 1 versus SRAM1PDSx = 0)	0.2	0.6	2.2	5.4	12.6
$I_{DD}(SRAM2\_8KB)^{(3)}$	SRAM2 8-Kbyte page 1 static consumption (SRAM2PDS1 = 1 versus SRAM2PDS1 = 0)	0.1	0.2	0.8	2.0	4.6
$I_{DD}(SRAM2\_56KB)^{(3)}$	SRAM2 56-Kbyte page 2 static consumption (SRAM2PDS2 = 1 versus SRAM2PDS2 = 0)	0.2	0.7	2.7	6.4	14.8
$I_{DD}(SRAM3\_64KB)^{(4)}$	SRAM3 64-Kbyte page x static consumption (SRAM3PDSx = 1 versus SRAM3PDSx = 0)	0.2	0.6	2.1	5.0	12.0
$I_{DD}(SRAM4)$	SRAM4 static consumption (SRAM4PDS = 1 versus SRAM4PDS = 0)	0.0	0.1	0.6	1.4	3.0
$I_{DD}(ICRAM)$	ICACHE SRAM static consumption (ICRAMPDS = 1 versus ICRAMPDS = 0)	0.0	0.1	0.4	1.0	2.0
$I_{DD}(DC1RAM)$	DCACHE1 SRAM static consumption (DC1RAMPDS = 1 versus DC1RAMPDS = 0)	0.0	0.1	0.2	0.5	0.9
$I_{DD}(DMA2DRAM)$	DMA2D SRAM static consumption (DMA2DRAMPDS = 1 versus DMA2DRAMPDS = 0)	0.0	0.0	0.0	0.1	0.1
$I_{DD}(PRAM)$	FMAC, FDCAN and USB SRAM static consumption (PRAMPDS = 1 versus PRAMPDS = 0)	0.0	0.0	0.1	0.2	0.3
$I_{DD}(PKARAM)$	PKA SRAM static consumption (PKARAMPDS = 1 versus PKARAMPDS = 0)	0.0	0.1	0.2	0.4	0.7

1. Evaluated by characterization. Not tested in production.

2. SRAM1 total consumption is $3 \times I_{DD}(SRAM1\_64KB)$.

3. ???SRAM2 total consumption is $I_{DD}(SRAM2\_8KB) + I_{DD}(SRAM2\_56KB)$.

4. SRAM3 total consumption is $8 \times I_{DD}(SRAM3\_64KB)$.

Table 66. Current consumption during wakeup from Stop 3 mode on SMF

Symbol	Parameter	Conditions	
		-	
		Wakeup clock is MSI 24 MHz	
		Wakeup clock is HSI 16 MHz	
Q _{DD} (wakeup from Stop 3)	Electrical charge consumed during wakeup from Stop 3 mode	Wakeup clock is MSI 1 MHz	



Table 67. Current consumption in Standby mode

Symbol	Parameter	Conditions		Typ						
		-	V _{DD} (V)	25°C	55°C	85°C	105°C	125°C	30°C	
I _{DD} (Standby)	Supply current in Standby mode (backup registers retained), RTC disabled	No IWDG ULPMEN = 1	1.8	0.21	0.71	3.30	9.10	28.40	0.55	
			2.4	0.21	0.74	3.47	9.54	29.70	0.58	
			3.0	0.36	1.08	4.41	11.50	34.20	1.10	
			3.3	0.64	1.69	5.68	13.70	38.40	2.00	
			3.6	1.51	3.04	8.07	17.40	44.20	4.80	
		No IWDG ULPMEN = 0	1.8	0.28	0.76	3.28	8.95	27.70	0.63	
			2.4	0.29	0.83	3.52	9.46	29.10	0.67	
			3.0	0.43	1.16	4.43	11.40	33.40	1.10	
			3.3	0.75	1.75	5.68	13.60	37.40	2.20	
			3.6	1.58	3.10	8.07	17.20	43.30	4.90	
		with IWDG clocked by LSI 32 kHz ULPMEN = 0	1.8	0.52	1.03	3.55	9.04	26.57	0.79	
			2.4	0.64	1.18	3.81	9.51	27.47	0.93	
			3.0	0.87	1.62	4.81	11.48	31.63	1.50	
			3.3	1.23	2.26	6.12	13.68	35.58	2.60	
			3.6	2.13	3.67	8.55	17.34	41.46	5.30	
		with IWDG clocked by LSI 250 Hz ULPMEN = 0	1.8	0.38	0.88	3.44	9.15	28.00	0.77	
			2.4	0.40	0.94	3.63	9.58	29.20	0.79	
			3.0	0.55	1.28	4.55	11.50	33.50	1.30	
			3.3	0.87	1.90	5.83	13.70	37.50	2.30	
			3.6	1.71	3.26	8.22	17.30	43.30	5.10	

Table 67. Current consumption in Standby mode (continued)

Symbol	Parameter	Conditions		Typ					
		-	V _{DD} (V)	25°C	55°C	85°C	105°C	125°C	30°C
I _{DD} (Standby with RTC)	RTC ⁽²⁾ clocked by LSI 32 kHz, no IWDG ⁽³⁾ ULPMEN = 0	1.8	0.56	1.05	3.60	9.29	28.10	0.81	
		2.4	0.64	1.18	3.88	9.82	29.40	0.93	
		3.0	0.88	1.61	4.88	11.80	33.80	1.50	
		3.3	1.25	2.26	6.19	14.10	37.80	2.60	
		3.6	2.13	3.67	8.63	17.70	43.70	5.30	
	RTC ⁽²⁾ clocked by LSI 250 Hz, no IWDG ULPMEN = 0	1.8	0.39	0.88	3.44	9.14	28.00	0.77	
		2.4	0.40	0.94	3.63	9.58	29.20	0.79	
		3.0	0.56	1.29	4.56	11.50	33.40	1.30	
		3.3	0.89	1.90	5.83	13.70	37.50	2.30	
		3.6	1.73	3.27	8.23	17.30	43.30	5.10	
	RTC ⁽²⁾ clocked by LSE bypassed at 32768 Hz ULPMEN = 0	1.8	0.47	0.96	3.51	9.22	28.10	0.95	
		2.4	0.50	1.04	3.75	9.72	29.40	1.10	
		3.0	0.69	1.42	4.71	11.70	33.80	1.60	
		3.3	1.04	2.06	6.00	13.90	37.80	2.70	
		3.6	1.91	3.46	8.43	17.60	43.70	5.50	
	RTC ⁽²⁾ clocked by LSE quartz in medium low-drive mode ULPMEN = 0	1.8	0.47	0.97	3.50	9.14	27.20	-	
		2.4	0.50	1.05	3.72	9.60	28.20	-	
		3.0	0.66	1.40	4.66	11.50	32.50	-	
		3.3	0.98	2.01	5.93	13.70	36.50	-	
		3.6	1.82	3.37	8.32	17.40	42.30	-	

Table 67. Current consumption in Standby mode (continued)

Symbol	Parameter	Conditions		Typ					
		-	V _{DD} (V)	25°C	55°C	85°C	105°C	125°C	30°C
I _{DD} (Standby with RTC)	Supply current in Standby mode (backup registers retained), RTC enabled	RTC ⁽²⁾ clocked by LSE quartz in medium low-drive mode ULPMEN = 1	1.8	0.44	0.97	3.55	9.45	29.20	-
			2.4	0.47	1.03	3.80	10.00	30.00	-
			3.0	0.62	1.37	4.75	12.35	35.20	-
			3.3	0.98	1.96	6.00	14.45	38.90	-
			3.6	1.77	3.40	8.50	17.80	45.40	-
I _{DD} (BKPSRAM)	Supply current to be added in Standby mode when backup SRAM is retained	-	1.8	0.13	0.22	0.53	1.15	2.50	0.47
			2.4	0.12	0.19	0.47	1.04	2.30	0.45
			3.0	0.13	0.19	0.47	1.00	2.30	0.47
			3.3	0.09	0.20	0.48	1.00	2.40	0.31
			3.6	0.10	0.20	0.48	1.00	2.20	0.37
I _{DD} (SRAM2)	Supply current to be added in Standby mode when full SRAM2 and BKPSRAM are retained	LDO	1.8	1.62	4.09	11.92	25.75	55.60	5.90
			2.4	1.62	4.05	11.88	25.74	55.60	5.90
			3.0	1.64	4.02	11.87	25.80	55.70	6.00
			3.3	1.65	4.02	11.82	25.70	55.70	6.00
			3.6	1.68	3.99	11.73	25.50	55.20	6.10
I _{DD} (SRAM2_8K)	Supply current to be added in Standby mode when SRAM2 8-Kbyte page 1 and BKPSRAM are retained	LDO	1.8	0.58	1.41	4.02	8.55	18.20	2.10
			2.4	0.63	1.37	3.95	8.44	17.90	2.30
			3.0	0.63	1.36	3.93	8.40	17.90	2.30
			3.3	0.60	1.35	3.90	8.30	17.80	2.20
			3.6	0.69	1.35	3.73	8.10	17.30	2.50

Table 67. Current consumption in Standby mode (continued)

Symbol	Parameter	Conditions		Typ					
		-	V _{DD} (V)	25°C	55°C	85°C	105°C	125°C	30°C
I _{DD} (SRAM2)	Supply current to be added in Standby mode when full SRAM2 and BKPSRAM are retained	SMPS	1.8	0.97	2.23	6.55	14.25	31.40	3.50
			2.4	0.63	1.48	4.40	9.44	19.50	2.30
			3.0	0.67	1.51	4.50	9.90	21.60	2.50
			3.3	0.56	1.35	4.05	8.90	19.60	2.10
			3.6	0.55	1.19	3.53	7.80	17.40	2.00
I _{DD} (SRAM2_8K)	Supply current to be added in Standby mode when SRAM2 8-Kbyte page 1 and BKPSRAM are retained		1.8	0.34	0.78	2.21	4.75	10.40	1.30
			2.4	0.24	0.52	1.45	3.04	6.80	0.85
			3.0	0.25	0.50	1.45	3.10	6.80	0.89
			3.3	0.17	0.42	1.23	2.70	6.00	0.63
			3.6	0.18	0.33	0.86	2.10	4.80	0.65

1. Evaluated by characterization. Not tested in production.
2. RTC with default configuration but LPCAL = 1 in RTC_CALR.
3. Current consumption with IWDG enabled is similar.

Table 68. Current consumption during wakeup from Standby mode

Symbol	Parameter	Conditions	
		-	
Q _{DD} (wakeup from Standby)	Electrical charge consumed during wakeup from Standby mode	Wakeup clock is MSI 4 MHz	
		Wakeup clock is MSI 1 MHz	



Table 69. Current consumption in Shutdown mode

Symbol	Parameter	Conditions		Typ					
		-	V _{DD} (V)	25°C	55°C	85°C	105°C	125°C	30°C
I _{DD} (Shutdown)	Supply current in Shutdown mode (backup registers retained), RTC disabled	-	1.8	0.16	0.62	2.65	7.05	18.50	0.49
			2.4	0.17	0.68	2.85	7.65	20.00	0.53
			3.0	0.31	1.05	3.85	9.75	25.00	0.95 ⁽²⁾
			3.3	0.64	1.65	5.15	12.00	29.00	2.00
			3.6	1.55	3.05	7.60	15.50	35.00	4.90
I _{DD} (Shutdown with RTC)	Supply current in Shutdown mode (backup registers retained), RTC enabled	RTC ⁽³⁾ clocked by LSE bypassed at 32768 Hz	1.8	0.33	0.80	2.85	7.25	19.00	0.67
			2.4	0.37	0.88	3.10	7.85	20.50	0.75
			3.0	0.57	1.30	4.15	10.00	25.50	1.30
		RTC ⁽³⁾ clocked by LSE quartz in medium low-drive mode	3.3	0.94	2.00	5.50	12.50	29.50	2.40
			3.6	1.90	3.45	8.00	16.00	35.50	5.20
			1.8	0.39	0.87	3.00	7.60	20.00	-
			2.4	0.43	0.93	3.20	8.05	21.00	-
			3.0	0.57	1.25	4.10	9.95	25.50	-
			3.3	0.89	1.90	5.40	12.00	29.50	-
			3.6	1.75	3.25	7.80	16.00	35.50	-

1. Evaluated by characterization and not tested in production, unless otherwise specified.

2. Tested in production.

3. RTC with default configuration but LPCAL = 1 in RTC_CALR.

Table 70. Current consumption during wakeup from Shutdown mode

Symbol	Parameter	Conditions	
		-	-
Q _{DD} (wakeup from Shutdown)	Electrical charge consumed during wakeup from Shutdown mode	Wakeup clock is MSI 4 MHz	

Table 71. Current consumption in V_{BAT} mode

Symbol	Parameter	Conditions		Typ					
		-	V _{BAT} (V)	25°C	55°C	85°C	105°C	125°C	30°C
I _{DD} (V _{BAT})	Supply current in V _{BAT} mode (backup registers retained), RTC disabled	-	1.8	0.12	0.27	1.00	2.60	7.70	0.36
			2.4	0.13	0.29	1.05	2.70	8.10	0.39
			3.0	0.16	0.37	1.30	3.20	9.10	0.50
			3.3	0.25	0.56	1.80	4.25	11.50	0.78
			3.6	0.46	0.89	2.35	5.00	13.00	1.50
I _{DD} (V _{BAT} with RTC)	Supply current in V _{BAT} mode (backup registers retained), RTC enabled	RTC ⁽²⁾ clocked by LSE bypassed at 32768 Hz	1.8	0.40	0.56	1.30	2.80	7.65	0.68
			2.4	0.48	0.65	1.45	3.05	8.30	0.78
			3.0	0.62	0.85	1.80	3.75	9.65	1.10
			3.3	0.78	1.10	2.35	4.90	12.50	1.40
			3.6	1.10	1.55	3.00	5.80	13.50	2.20
		RTC ⁽²⁾ clocked by LSE bypassed at 32768 Hz, LPCAL = 1 in RTC_CALR	1.8	0.31	0.47	1.20	2.70	7.55	0.89
			2.4	0.36	0.53	1.30	2.95	8.15	1.10
			3.0	0.46	0.69	1.65	3.55	9.50	1.40
			3.3	0.60	0.93	2.20	4.70	12.00	1.80
			3.6	0.87	1.35	2.80	5.60	13.50	2.60
		RTC ⁽²⁾ clocked by LSE quartz in medium low-drive	1.8	0.45	0.61	1.35	2.95	8.25	-
			2.4	0.51	0.67	1.45	3.15	8.60	-
			3.0	0.60	0.81	1.75	3.65	9.60	-
			3.3	0.71	1.00	2.25	4.80	12.50	-
			3.6	0.96	1.40	2.85	5.60	13.50	-

Table 71. Current consumption in V_{BAT} mode (continued)

Symbol	Parameter	Conditions		Typ					
		-	V_{BAT} (V)	25°C	55°C	85°C	105°C	125°C	30°C
$I_{DD}(V_{BAT}$ with RTC)	Supply current in V_{BAT} mode (backup registers retained), RTC enabled	RTC ⁽²⁾ clocked by LSE quartz in medium low-drive mode, LPCAL = 1 in RTC_CALR	1.8	0.37	0.52	1.25	2.90	8.15	-
			2.4	0.39	0.56	1.35	3.00	8.45	-
			3.0	0.44	0.66	1.60	3.50	9.45	-
			3.3	0.54	0.85	2.10	4.60	12.00	-
			3.6	0.76	1.20	2.65	5.40	13.50	-
$I_{DD}(BKPSRAM)$	Supply current to be added in V_{BAT} mode when backup SRAM is retained	-	1.8	0.12	0.19	0.41	0.85	1.75	0.26
			2.4	0.12	0.19	0.45	0.95	1.90	0.26
			3.0	0.12	0.20	0.50	1.05	2.40	0.28
			3.3	0.13	0.22	0.50	1.10	2.50	0.31
			3.6	0.14	0.22	0.50	1.20	2.50	0.36

1. Evaluated by characterization. Not tested in production.

2. RTC with default configuration except otherwise specified

I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.

I/O static current consumption

All the I/Os used as inputs with pull-up or pull-down generate current consumption when the pin is externally held to the opposite level. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in [Section 5.3.14: I/O port characteristics](#).

For the output pins, any internal or external pull-up or pull-down or external load must also be considered to estimate the current consumption.

Additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt trigger circuits used to discriminate the input value. Unless this specific configuration is required by the application, this supply current consumption can be avoided by configuring these I/Os in analog mode. This is notably the case of the ADC input pins, that must be configured as analog inputs.

Caution: Any floating input pin can also settle to an intermediate voltage level or switch inadvertently, as a result of external electromagnetic noise. To avoid current consumption related to floating pins, they must either be configured in analog mode, or forced internally to a definite digital value. This can be done either by using pull-up/down resistors or by configuring the pins in output mode.

I/O dynamic current consumption

In addition to the on-chip peripheral current consumption (see [Table 72](#) for peripheral current consumption in Run mode), the I/Os used by an application also contribute to the current consumption. When an I/O pin switches, it uses the current from the I/O supply voltage to supply the I/O pin circuitry and to charge/discharge the capacitive load (internal and external) connected to the pin:

$$I_{SW} = V_{DDIOx} \times f_{SW} \times C$$

where:

- I_{SW} is the current sunk by a switching I/O to charge/discharge the capacitive load.
- V_{DDIOx} is the I/O supply voltage.
- f_{SW} is the I/O switching frequency.
- C is the total capacitance seen by the I/O pin: $C = C_{INT} + C_{EXT} + C_S$.
- C_S is the PCB board capacitance including the pad pin.

The test pin is configured in push-pull output mode and is toggled by software at a fixed frequency.

On-chip peripheral current consumption

The current consumption of the on-chip peripherals is given in the table below. The MCU is placed under the following conditions:

- All I/O pins are in analog mode.
- The given value is calculated by measuring the difference of the current consumptions:
 - when the peripheral is clocked on
 - when the peripheral is clocked off
- The ambient operating temperature and supply voltage conditions are summarized in [Table 33](#).
- The power consumption of the digital part of the on-chip peripherals is given in the table below. The power consumption of the analog part of the peripherals (where applicable) is indicated in each related section of the datasheet.

Table 72. Typical dynamic current consumption of peripherals

Bus	Peripheral	LDO					SMPS					Unit
		Range1	Range2	Range3	Range4	Stop 1 Stop 2	Range1	Range2	Range3	Range4	Stop 1 Stop 2	
AHB1	AHB1	1.81	1.64	1.48	1.34	-	0.87	0.74	0.61	0.48	-	μA/ MHz
	BKPRAM	0.90	0.80	0.74	0.67	-	0.44	0.37	0.31	0.24	-	
	CORDIC	0.56	0.51	0.45	0.41	-	0.27	0.23	0.19	0.15	-	
	CRC	0.34	0.30	0.27	0.25	-	0.17	0.14	0.12	0.09	-	
	DCACHE1	0.74	0.65	0.60	0.56	-	0.36	0.31	0.25	0.19	-	
	DMA2D	1.95	1.76	1.60	1.46	-	0.94	0.80	0.67	0.52	-	
	FLASH	2.21	2.01	1.82	1.65	-	1.07	0.91	0.76	0.59	-	
	FMAC	2.24	2.03	1.84	1.68	-	1.08	0.92	0.77	0.59	-	
	GPDMA1	3.71	3.38	3.05	2.75	-	1.80	1.52	1.27	0.98	-	
	GTZC1	0.39	0.34	0.31	0.30	-	0.18	0.16	0.13	0.10	-	
	ICACHE	0.76	0.68	0.63	0.57	-	0.37	0.32	0.26	0.20	-	
	MDF1	7.65	6.95	6.27	5.67	-	3.69	3.12	2.61	2.01	-	
	MDF1 indep ⁽¹⁾	0.84	0.76	0.68	0.63	-	0.4	0.34	0.29	0.22	-	
	RAMCFG	1.26	1.14	1.03	0.96	-	0.61	0.52	0.43	0.33	-	
	SRAM1	0.82	0.73	0.67	0.62	-	0.40	0.34	0.28	0.22	-	
	TSC	1.11	1.00	0.91	0.83	-	0.54	0.46	0.38	0.29	-	
AHB2-1	AHB2-1	2.08	1.88	1.71	1.54	-	1.00	0.85	0.71	0.55	-	
	ADC1	2.01	1.84	1.65	1.52	-	0.97	0.82	0.69	0.53	-	
	ADC1 indep ⁽¹⁾	1.43	1.30	1.17	1.06	-	0.69	0.58	0.48	0.37	-	
	AES	2.36	2.17	1.94	1.75	-	1.14	0.97	0.81	0.62	-	

Table 72. Typical dynamic current consumption of peripherals (continued)

Bus	Peripheral	LDO					SMPS					Unit
		Range1	Range2	Range3	Range4	Stop 1 Stop 2	Range1	Range2	Range3	Range4	Stop 1 Stop 2	
AHB2-1	DCMI	4.68	4.28	3.87	3.50	-	2.26	1.92	1.61	1.24	-	µA/ MHz
	GPIOA	0.08	0.07	0.07	0.05	-	0.04	0.03	0.03	0.02	-	
	GPIOB	0.06	0.05	0.04	0.04	-	0.03	0.02	0.02	0.01	-	
	GPIOC	0.11	0.11	0.08	0.08	-	0.05	0.05	0.04	0.03	-	
	GIOD	0.07	0.07	0.06	0.06	-	0.04	0.03	0.03	0.02	-	
	GPIOE	0.04	0.05	0.03	0.03	-	0.02	0.02	0.01	0.01	-	
	GPIOF	0.07	0.08	0.06	0.05	-	0.04	0.03	0.03	0.02	-	
	GPIOG	0.22	0.21	0.17	0.16	-	0.11	0.09	0.07	0.05	-	
	GPIOH	0.22	0.21	0.17	0.17	-	0.11	0.09	0.07	0.06	-	
	GPIOI	0.12	0.13	0.10	0.09	-	0.06	0.05	0.04	0.03	-	
	HASH1	1.18	1.10	0.98	0.88	-	0.57	0.49	0.41	0.31	-	
	OTFDEC1	1.86	1.72	1.52	1.38	-	0.90	0.76	0.64	0.49	-	
	OTFDEC2	2.05	1.89	1.68	1.52	-	0.99	0.84	0.70	0.54	-	
	PKA	7.93	7.24	6.54	5.91	-	3.83	3.24	2.72	2.09	-	
	RNG	0.82	0.76	0.67	0.60	-	0.39	0.33	0.28	0.21	-	
	RNG indep ⁽¹⁾	0.10	0.06	0.06	0.06	-	0.06	0.02	0.02	0.02	-	
	SAES	2.80	2.57	2.30	2.08	-	1.35	1.14	0.96	0.74	-	
	SDMMC1	12.26	11.18	10.11	9.15	-	5.92	5.01	4.20	3.24	-	
	SDMMC1 indep ⁽¹⁾	1.47	1.34	1.22	1.09	-	0.71	0.60	0.50	0.40	-	
	SDMMC2	12.48	11.39	10.29	9.31	-	6.02	5.10	4.28	3.30	-	
	SDMMC2 indep ⁽¹⁾	1.59	1.44	1.31	1.18	-	0.76	0.65	0.54	0.44	-	
	SRAM2	1.18	1.10	0.97	0.88	-	0.57	0.48	0.40	0.32	-	
	SRAM3	1.31	1.22	1.07	0.97	-	0.63	0.54	0.45	0.35	-	
	USB_OTG_FS	10.47	9.58	8.67	7.83	-	5.05	4.30	3.61	2.77	-	
AHB2-2	AHB2-2	0.79	0.74	0.64	0.58	-	0.38	0.32	0.26	0.20	-	µA/ MHz
	FMC	5.34	4.87	4.42	3.99	-	2.58	2.19	1.84	1.42	-	
	OCTOSPI1	1.58	1.45	1.29	1.18	-	0.76	0.64	0.54	0.42	-	
	OCTOSPI1 indep ⁽¹⁾	1.11	1.01	0.91	0.83	-	0.54	0.45	0.38	0.29	-	
	OCTOSPI2	0.79	0.72	0.65	0.58	-	0.39	0.32	0.28	0.21	-	
	OCTOSPI2 indep ⁽¹⁾	0.91	0.83	0.75	0.68	-	0.44	0.37	0.31	0.24	-	

Table 72. Typical dynamic current consumption of peripherals (continued)

Bus	Peripheral	LDO					SMPS					Unit
		Range1	Range2	Range3	Range4	Stop 1 Stop 2	Range1	Range2	Range3	Range4	Stop 1 Stop 2	
AHB3	ADC4	0.96	0.87	0.79	0.72	0.98	0.46	0.39	0.33	0.26	0.35	$\mu\text{A}/\text{MHz}$
	ADC4 indep ⁽¹⁾	2.52	2.28	2.06	1.85	1.86	1.21	1.03	0.86	0.66	0.66	
	ADF1	0.97	0.87	0.79	0.72	0.97	0.47	0.39	0.33	0.25	0.34	
	ADF1 indep ⁽¹⁾	0.35	0.31	0.28	0.26	0.21	0.17	0.14	0.12	0.09	0.07	
	AHB3	0.34	0.34	0.28	0.24	-	0.17	0.14	0.11	0.09	-	
	DAC1	1.88	1.70	1.55	1.39	1.66	0.91	0.76	0.64	0.50	0.59	
	DAC1 indep ⁽¹⁾	1.30	1.17	1.06	0.96	0.92	0.63	0.52	0.44	0.34	0.33	
	GTZC2	0.34	0.32	0.30	0.29	-	0.16	0.14	0.12	0.11	-	
	LPDMA1	0.43	0.39	0.36	0.32	0.58	0.21	0.17	0.14	0.11	0.20	
	LPGPIO1	0.10	0.09	0.09	0.08	0.26	0.05	0.04	0.03	0.03	0.09	
	PWR	0.13	0.12	0.10	0.09	-	0.06	0.05	0.04	0.03	-	
	SRAM4	0.45	0.40	0.37	0.34	0.26	0.21	0.18	0.15	0.12	0.09	
APB1	APB1	1.50	1.39	1.23	1.10	-	0.73	0.61	0.51	0.40	-	
	CRS	0.30	0.27	0.25	0.22	-	0.15	0.12	0.10	0.08	-	
	DTS	2.07	1.89	1.72	1.53	-	1.00	0.85	0.71	0.55	-	
	FDCAN1	5.09	4.64	4.21	3.79	-	2.46	2.08	1.75	1.35	-	
	FDCAN1 indep ⁽¹⁾	2.70	2.41	2.20	1.99	-	1.30	1.10	0.93	0.71	-	
	I2C1	0.98	0.90	0.81	0.72	-	0.48	0.40	0.34	0.26	-	
	I2C1 indep ⁽¹⁾	2.26	2.06	1.86	1.69	-	1.09	0.92	0.78	0.59	-	
	I2C2	3.24	2.95	2.67	2.40	-	1.57	1.33	1.11	0.86	-	
	I2C2 indep ⁽¹⁾	2.30	2.09	1.90	1.72	-	1.11	0.94	0.79	0.61	-	
	I2C4	1.26	1.15	1.04	0.92	-	0.61	0.52	0.43	0.33	-	
	I2C4 indep ⁽¹⁾	2.43	2.21	2.00	1.81	-	1.17	0.99	0.84	0.64	-	

Table 72. Typical dynamic current consumption of peripherals (continued)

Bus	Peripheral	LDO					SMPS					Unit
		Range1	Range2	Range3	Range4	Stop 1 Stop 2	Range1	Range2	Range3	Range4	Stop 1 Stop 2	
APB1	LPTIM2	1.71	1.56	1.42	1.26	-	0.83	0.70	0.59	0.46	-	$\mu\text{A}/\text{MHz}$
	LPTIM2 indep ⁽¹⁾	4.20	3.83	3.48	3.15	-	2.03	1.72	4.95	1.11	-	
	SPI2	1.90	1.73	1.57	1.40	-	0.92	0.77	0.66	0.51	-	
	SPI2 indep ⁽¹⁾	0.81	0.75	0.68	0.62	-	0.40	0.33	0.28	0.21	-	
	TIM2	4.01	3.64	3.31	2.99	-	1.93	1.64	1.37	1.06	-	
	TIM3	4.51	4.10	3.72	3.35	-	2.18	1.84	1.55	1.19	-	
	TIM4	4.27	3.88	3.52	3.16	-	2.06	1.74	1.46	1.12	-	
	TIM5	3.95	3.60	3.27	2.93	-	1.91	1.62	1.36	1.04	-	
	TIM6	0.95	0.86	0.78	0.69	-	0.46	0.39	0.33	0.25	-	
	TIM7	0.90	0.82	0.75	0.65	-	0.44	0.37	0.31	0.24	-	
	UART4	1.86	1.70	1.54	1.39	-	0.90	0.76	0.64	0.50	-	
	UART4 indep ⁽¹⁾	3.47	3.17	2.87	2.60	-	1.68	1.42	1.19	0.93	-	
	UART5	1.93	1.76	1.60	1.44	-	0.94	0.79	0.66	0.51	-	
	UART5 indep ⁽¹⁾	3.57	3.25	2.95	2.67	-	1.72	1.46	1.23	0.95	-	
	UCPD1	1.60	1.46	1.33	1.17	-	0.78	0.66	0.55	0.43	-	
	USART2	5.53	5.04	4.57	4.12	-	2.67	2.26	1.91	1.46	-	
	USART2 indep ⁽¹⁾	3.57	3.24	2.95	2.65	-	1.72	1.46	1.22	0.94	-	
	USART3	2.10	1.91	1.73	1.57	-	1.02	0.86	0.72	0.56	-	
	USART3 indep ⁽¹⁾	4.24	3.86	3.5	3.17	-	2.05	1.73	1.45	1.12	-	
	WWDG	0.37	0.34	0.31	0.25	-	0.18	0.15	0.13	0.10	-	
APB2	APB2	0.60	0.58	0.50	0.42	-	0.29	0.25	0.20	0.16	-	
	SAI1	2.10	1.90	1.73	1.55	-	1.01	0.86	0.72	0.55	-	
	SAI1 indep ⁽¹⁾	1.36	1.23	1.11	0.95	-	0.66	0.55	0.46	0.34	-	
	SAI2	1.98	1.80	1.64	1.48	-	0.96	0.81	0.68	0.53	-	
	SAI2 indep ⁽¹⁾	1.25	1.14	1.02	0.92	-	0.60	0.51	0.43	0.40	-	
	SPI1	2.17	1.97	1.79	1.63	-	1.05	0.89	0.75	0.57	-	

Table 72. Typical dynamic current consumption of peripherals (continued)

Bus	Peripheral	LDO					SMPS					Unit
		Range1	Range2	Range3	Range4	Stop 1 Stop 2	Range1	Range2	Range3	Range4	Stop 1 Stop 2	
APB2	SPI1 indep ⁽¹⁾	0.97	0.88	0.79	0.72	-	0.47	0.39	0.33	0.25	-	μA/ MHz
	TIM1	6.14	5.59	5.08	4.60	-	2.96	2.52	2.11	1.63	-	
	TIM15	3.37	3.06	2.79	2.51	-	1.63	1.38	1.16	0.89	-	
	TIM16	2.60	2.36	2.15	1.94	-	1.25	1.06	0.90	0.69	-	
	TIM17	2.40	2.18	1.99	1.79	-	1.16	0.98	0.82	0.63	-	
	TIM8	6.24	5.69	5.16	4.66	-	3.01	2.55	2.15	1.65	-	
	USART1	2.38	2.16	1.96	1.76	-	1.14	0.97	0.81	0.62	-	
	USART1 indep ⁽¹⁾	4.48	4.09	3.71	3.35	-	2.17	1.84	1.54	1.19	-	
APB3	APB3	0.49	0.48	0.40	0.36	-	0.24	0.20	0.16	0.13	-	
	COMP	0.20	0.18	0.16	0.14	0.15	0.10	0.08	0.06	0.05	0.05	
	I2C3	0.79	0.71	0.65	0.58	0.59	0.38	0.32	0.27	0.20	0.21	
	I2C3 indep ⁽¹⁾	1.84	1.66	1.50	1.36	1.36	0.89	0.75	0.63	0.48	0.48	
	LPTIM1	0.98	0.89	0.81	0.72	0.73	0.48	0.40	0.33	0.25	0.26	
	LPTIM1 indep ⁽¹⁾	3.08	2.81	2.49	2.29	2.33	1.46	1.24	1.04	0.81	0.83	
	LPTIM3	1.07	0.98	0.89	0.80	0.80	0.52	0.44	0.37	0.28	0.28	
	LPTIM3 indep ⁽¹⁾	2.85	2.61	2.36	2.15	2.19	1.43	1.22	0.98	0.77	0.78	
	LPTIM4	0.58	0.52	0.48	0.42	0.43	0.28	0.24	0.20	0.15	0.15	
	LPTIM4 indep ⁽¹⁾	1.67	1.50	1.38	1.26	1.30	0.8	0.70	0.57	0.44	0.46	
	LPUART1	1.18	1.07	0.97	0.87	0.88	0.57	0.48	0.41	0.31	0.31	
	LPUART1 indep ⁽¹⁾	1.96	1.78	1.62	1.45	1.46	0.95	0.80	0.67	0.52	0.52	
	OPAMP	0.19	0.17	0.16	0.12	0.14	0.09	0.07	0.07	0.04	0.05	
	RTC	2.33	2.12	1.92	1.73	1.63	1.12	0.95	0.80	0.61	0.58	
	SPI3	1.48	1.34	1.22	1.10	1.10	0.71	0.61	0.51	0.38	0.39	
	SPI3 indep ⁽¹⁾	0.57	0.52	0.47	0.42	0.42	0.28	0.24	0.20	0.15	0.15	
	SYSCFG	0.29	0.27	0.24	0.22		0.14	0.12	0.10	0.08		
	VREFBUF	0.13	0.11	0.10	0.08	0.09	0.06	0.05	0.04	0.03	0.03	

1. indep = independent clock domain.

5.3.6 Wakeup time from low-power modes and voltage scaling transition times

The wakeup times given in the table below are the latency between the event and the execution of the first user instruction (FSTEN = 1 in PWR_CR3 if not mentioned).

The device goes in low-power mode after the WFE (wait for event) instruction.

Table 73. Low-power mode wakeup timings on LDO⁽¹⁾

Mode	Parameter	Conditions		Typ (3 V, 30 °C)	Max (3 V)	Unit
$t_{wu(Sleep)}$	Wakeup time from Sleep to Run mode	SLEEP_PD = 0		14	17	Nb of CPU cycles
		SLEEP_PD = 1 with MSI = 24 MHz		8.1	8.8	
$t_{wu(Stop\ 0)}$	Wakeup time from Stop 0 to Run mode All SRAMs retained	Wakeup in FLASH, range 4, FLASHFWU = 1 and SRAM4FWU = 1 in PWR_CR2	MSI 24 MHz	2.35	2.5	μs
		Wakeup in FLASH, range 4, FLASHFWU = 0 and SRAM4FWU = 0 in PWR_CR2	MSI 24 MHz	11.0	12.0	
			HSI 16 MHz	11.0	12.0	
			MSI 1 MHz	37.0	39.0	
		Wakeup in SRAM2, range 4, FLASHFWU = 0 and SRAM4FWU = 0 in PWR_CR2	MSI 24 MHz	4.75	5.00	
			HSI 16 MHz	6.75	7.4	
			MSI 1 MHz	34.00	36.0	
$t_{wu(Stop\ 1)}$	Wakeup time from Stop 1 to Run mode All SRAMs retained	Wakeup in FLASH, FLASHFWU = 1 and SRAM4FWU = 1 in PWR_CR2	MSI 24 MHz	13.0	15.0	μs
		Wakeup in FLASH, FLASHFWU = 0 and SRAM4FWU = 0 in PWR_CR2	MSI 24 MHz	22.0	24.0	
			HSI 16 MHz	21.5	24.0	
			MSI 1 MHz	48.0	51.0	
		Wakeup in SRAM2, range 4, FLASHFWU = 0 and SRAM4FWU = 0 in PWR_CR2	MSI 24 MHz	15.5	18.0	
			HSI 16 MHz	17.5	20.0	
			MSI 1 MHz	45.0	48.0	

Table 73. Low-power mode wakeup timings on LDO⁽¹⁾ (continued)

Mode	Parameter	Conditions		Typ (3 V, 30 °C)	Max (3 V)	Unit
$t_{wu(Stop\ 2)}$	Wakeup time from Stop 2 to Run mode All SRAMs retained	Wakeup in FLASH, SRAM4FWU = 1 in PWR_CR2	MSI 24 MHz	20.0	23.0	μs
		Wakeup in FLASH, SRAM4FWU = 0 in PWR_CR2	MSI 24 MHz	23.0	25.0 ⁽²⁾	
			HSI 16 MHz	22.5	25.0	
			MSI 1 MHz	57.0	60.0	
		Wakeup in SRAM2, range 4, SRAM4FWU = 0 in PWR_CR2	MSI 24 MHz	16.5	19.0	
			HSI 16 MHz	18.5	21.0	
			MSI 1 MHz	54.0	57.0	
$t_{wu(Stop\ 3)}$	Wakeup time from Stop 3 to Run mode All SRAMs retained	Wakeup in FLASH, FSTEN = 0 in PWR_CR3	MSI 24 MHz	68.0	130	
		Wakeup in FLASH, FSTEN = 1 in PWR_CR3	MSI 24 MHz	28.50	37.0	
			HSI 16 MHz	28.0	36.0	
			MSI 1 MHz	68.50	91.0	
		Wakeup in SRAM2, range 4, FLASHFWU = 0 and SRAM4FWU = 0 in PWR_CR2	MSI 24 MHz	22.50	31.0	
			HSI 16 MHz	24.0	32.0	
			MSI 1 MHz	64.5	85.0	
$t_{wu(Standby\ with\ SRAM2)}$	Wakeup time from Standby with SRAM2 to Run mode	Wakeup in FLASH, FSTEN = 0 in PWR_CR3	MSI 4 MHz	64.5	110	
		Wakeup in FLASH, FSTEN = 1 in PWR_CR3	MSI 4 MHz	64.5	83.0	
			MSI 1 MHz	155	240	
$t_{wu(Standby)}$	Wakeup time from Standby to Run mode	Wakeup in FLASH, FSTEN = 0 in PWR_CR3	MSI 4 MHz	340	420	
		Wakeup in FLASH, FSTEN = 1 in PWR_CR3	MSI 4 MHz	100	130	
			MSI 1 MHz	210	290	
$t_{wu(Shutdown)}$	Wakeup time from Shutdown to Run mode	-	MSI 4 MHz	610	710	

1. Evaluated by characterization and not tested in production, unless otherwise specified.

2. Tested in production at 130°C.

Table 74. Low-power mode wakeup timings on SMPS⁽¹⁾

Mode	Parameter	Conditions		Typ (3 V, 30 °C)	Max (3 V)	Unit
$t_{wu(Sleep)}$	Wakeup time from Sleep to Run mode	SLEEP_PD = 0		14	17	Nb of CPU cycles
		SLEEP_PD = 1 with MSI = 24 MHz		8.1	8.8	
$t_{wu(Stop\ 0)}$	Wakeup time from Stop 0 to Run mode All SRAMs retained	Wakeup in FLASH, range 4, FLASHFWU = 1 and SRAM4FWU = 1 in PWR_CR2	MSI 24 MHz	2.35	2.5	μs
		Wakeup in FLASH, range 4, FLASHFWU = 0 and SRAM4FWU = 0 in PWR_CR2	MSI 24 MHz	11.0	12.0	
			HSI 16 MHz	11.0	12.0	
			MSI 1 MHz	37.0	39.0	
		Wakeup in SRAM2, range 4, FLASHFWU = 0 and SRAM4FWU = 0 in PWR_CR2	MSI 24 MHz	4.75	5.0	
			HSI 16 MHz	6.75	7.4	
			MSI 1 MHz	34.0	36.0	
$t_{wu(Stop\ 1)}$	Wakeup time from Stop 1 to Run mode All SRAMs retained	Wakeup in FLASH, FLASHFWU = 1 and SRAM4FWU = 1 in PWR_CR2	MSI 24 MHz	7.7	8.3	
		Wakeup in FLASH, FLASHFWU = 0 and SRAM4FWU = 0 in PWR_CR2	MSI 24 MHz	16.5	18.0	
			HSI 16 MHz	16.0	18.0	
			MSI 1 MHz	42.5	45.0	
		Wakeup in SRAM2, range 4, FLASHFWU = 0 and SRAM4FWU = 0 in PWR_CR2	MSI 24 MHz	10.0	11.0	
			HSI 16 MHz	12.0	13.0	
			MSI 1 MHz	39.5	42.0	
$t_{wu(Stop\ 2)}$	Wakeup time from Stop 2 to Run mode All SRAMs retained	Wakeup in FLASH, SRAM4FWU = 1 in PWR_CR2	MSI 24 MHz	17.5	19.0	
		Wakeup in FLASH, SRAM4FWU = 0 in PWR_CR2	MSI 24 MHz	20.5	22.0	
			HSI 16 MHz	20.0	22.0	
			MSI 1 MHz	54.0	70.0	
		Wakeup in SRAM2, range 4, SRAM4FWU = 0 in PWR_CR2	MSI 24 MHz	14.0	16.0	
			HSI 16 MHz	16.0	18.0	
			MSI 1 MHz	51.5	74.0	

Table 74. Low-power mode wakeup timings on SMPS⁽¹⁾ (continued)

Mode	Parameter	Conditions	Typ (3 V, 30 °C)	Max (3 V)	Unit
$t_{wu(Stop\ 3)}$	Wakeup time from Stop 3 to Run mode All SRAMs retained	Wakeup in FLASH, FSTEN = 0 in PWR_CR3	MSI 24 MHz	130	μs
		Wakeup in FLASH, FSTEN = 1 in PWR_CR3	MSI 24 MHz	32.5	
			HSI 16 MHz	32.0	
			MSI 1 MHz	72.5	
		Wakeup in SRAM2, range 4	MSI 24 MHz	26.5	
			HSI 16 MHz	28.0	
			MSI 1 MHz	68.5	
$t_{wu(Standby\ with\ SRAM2)}$	Wakeup time from Standby with SRAM2 to Run mode	Wakeup in FLASH, FSTEN = 0 in PWR_CR3	MSI 4 MHz	61.5	μs
		Wakeup in FLASH, FSTEN = 1 in PWR_CR3	MSI 4 MHz	61.5	
			MSI 1 MHz	150	
$t_{wu(Standby)}$	Wakeup time from Standby to Run mode	Wakeup in FLASH, FSTEN = 0 in PWR_CR3	MSI 4 MHz	340	μs
		Wakeup in FLASH, FSTEN = 1 in PWR_CR3	MSI 4 MHz	100	
			MSI 1 MHz	210	
$t_{wu(Shutdown)}$	Wakeup time from Shutdown to Run mode	-	MSI 4 MHz	610	μs

1. Evaluated by characterization. Not tested in production.

Table 75. Regulator mode transition times⁽¹⁾

Symbol	Parameter	Conditions	Typ (3 V, 30 °C)	Max (3 V)	Unit
$t_{LDO}^{(2)}$	SMSP to LDO transition time	Range 4	16.0	20.0 ⁽³⁾	μs
		Range 3	15.0	17.0	
		Range 2	14.0	18.0	
		Range 1	14.0	16.0	
$t_{SMPS}^{(2)}$	LDO to SMPS transition time	Range 4	14.0	16.0 ⁽³⁾	
		Range 3	17.0	20.0	
		Range 2	16.0	19.0	
		Range 1	16.0	19.0	

Table 75. Regulator mode transition times⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Typ (3 V, 30 °C)	Max (3 V)	Unit
$t_{VOST}^{(4)}$	Range 4 to range 3	LDO	19.0	21.0	μs
		SMPS	25.0	38.0	
	Range 3 to range 2	LDO	13.0	15.0	
		SMPS	13.0	23.0	
	Range 2 to range 1	LDO	12.0	14.0	
		SMPS	12.0	17.0	
	Range 4 to range 1	LDO	42.0	47.0	
		SMPS	48.0	76.0	

1. Evaluated by characterization and not tested in production, unless otherwise specified.

2. Time to REGS change in PWR_SVMSR.

3. Tested in production at 30°C.

4. Time to VOSRDY = 1 in PWR_VOSR.

Table 76. Wakeup time using USART/LPUART⁽¹⁾

Symbol	Parameter	Typ	Max	Unit
$t_{WUUSART}$ $t_{WULPUART}$	Wakeup time needed to calculate the maximum USART/LPUART baudrate that is needed to wake up from Stop mode when the USART/LPUART kernel clock source is HSI16/MSI.	-	(2)	μs

1. Specified by design. Not tested in production.

2. This wakeup time is the HSI16 (see [Table 81](#)) or the MSI (see [Table 82](#)) oscillator maximum startup time.

5.3.7 External clock timing characteristics

High-speed external user clock generated from an external source

In bypass mode, the HSE oscillator is switched off and the input pin is a standard GPIO.


The external clock signal has to respect the I/O characteristics in [Section 5.3.14: I/O port characteristics](#). However, the recommended clock input waveform is shown in the figure below.

Table 77. High-speed external user clock characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{HSE_ext}	User external clock source frequency	Voltage scaling range 1, 2, 3	-	-	55	MHz
		Voltage scaling range 4	-	-	25	
V_{HSEH}	OSC_IN input pin high-level voltage	-	$0.7 \times V_{DD}$	-	V_{DD}	V
V_{HSEL}	OSC_IN input pin low level voltage	-	V_{SS}	-	$0.3 \times V_{DD}$	
$t_{w(HSEH)}$ $t_{w(HSEL)}$	OSC_IN high or low time	Voltage scaling range 1, 2, 3	7	-	-	ns
		Voltage scaling range 4	18	-	-	

1. Specified by design. Not tested in production.

Figure 28. AC timing diagram for high-speed external clock source



Low-speed external user clock generated from an external source

In bypass mode, the LSE oscillator is switched off and the input pin is a standard GPIO.

The external clock signal has to respect the I/O characteristics in [Section 5.3.14: I/O port characteristics](#). However, the recommended clock input waveform is shown in [Figure 29](#) and [Figure 30](#).

Table 78. Low-speed external user clock characteristics⁽¹⁾

Symbol	Parameter	Min	Typ	Max	Unit
f_{LSE_ext}	User external clock source frequency	5	32.768	40	kHz
$V_{LSE\_ext\_PP}$	OSC32_IN peak-to-peak amplitude	0.3	-	$V_{SW}^{(2)}$	V
V_{LSE_ext}	OSC32_IN input range	0	-	$V_{SW}^{(2)}$	
$t_{w(LSEH)}$ $t_{w(LSEL)}$	OSC32_IN high or low time for square signal input	10	-	-	μs

1. Specified by design. Not tested in production.

2. $V_{SW} = V_{DD}$ when V_{DD} is above V_{BOR0} , and $V_{SW} = V_{BAT}$ when V_{DD} is below V_{BOR0} .

Figure 29. AC timing diagram for low-speed external square clock source





Figure 30. AC timing diagram for low-speed external sinusoidal clock source



High-speed external clock generated from a crystal/ceramic resonator

The high-speed external (HSE) clock can be supplied with a 4 to 48 MHz crystal/ceramic resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in the table below.

In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins, in order to minimize the output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Table 79. HSE oscillator characteristics⁽¹⁾

Symbol	Parameter	Conditions ⁽²⁾	Min	Typ	Max	Unit
f_{OSC_IN}	Oscillator frequency	-	4	-	50	MHz
R_F	Feedback resistor	-	-	200	-	k Ω
$I_{DD(HSE)}$	HSE current consumption	During startup ⁽³⁾	-	-	8	μ A
		$V_{DD} = 3$ V, $R_m = 30$ Ω , $C_L = 10$ pF @ 4 MHz	-	670	-	
		$V_{DD} = 3$ V, $R_m = 30$ Ω , $C_L = 10$ pF @ 8 MHz	-	530	-	
		$V_{DD} = 3$ V, $R_m = 45$ Ω , $C_L = 10$ pF @ 8 MHz	-	580	-	
		$V_{DD} = 3$ V, $R_m = 30$ Ω , $C_L = 5$ pF @ 48 MHz	-	980	-	
		$V_{DD} = 3$ V, $R_m = 30$ Ω , $C_L = 10$ pF @ 48 MHz	-	1700	-	
		$V_{DD} = 3$ V, $R_m = 30$ Ω , $C_L = 20$ pF @ 48 MHz	-	2700	-	
$G_{m\_critmax}$	Maximum critical crystal transconductance G_m	Startup	-	-	1.5	mA/V
$t_{su(HSE)}^{(4)}$	Startup time	V_{DD} stabilized	-	2	-	ms


1. Specified by design. Not tested in production.

- Resonator characteristics given by the crystal/ceramic resonator manufacturer.
- This consumption level occurs during the first 2/3 of the $t_{SU(HSE)}$ startup time.
- $t_{SU(HSE)}$ is the startup time measured from the moment it is enabled (by software) to a stabilized 8 MHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary significantly with the crystal manufacturer.

For C_{L1} and C_{L2} , it is recommended to use high-quality external ceramic capacitors in the 5 pF to 20 pF range (typ.), designed for high-frequency applications, and selected to match the requirements of the crystal or resonator (see the figure below). C_{L1} and C_{L2} are usually the same size. The crystal manufacturer typically specifies a load capacitance that is the series combination of C_{L1} and C_{L2} . PCB and MCU pin capacitance must be included (10 pF can be used as a rough estimate of the combined pin and board capacitance) when sizing C_{L1} and C_{L2} .

Note: For information on selecting the crystal, refer to the application note 'Oscillator design guide for STM8AF/AL/S, STM32 MCUs and MPUs' (AN2867).

Figure 31. Typical application with a 8 MHz crystal



- R_{EXT} value depends on the crystal characteristics.

Low-speed external clock generated from a crystal resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in the table below. In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Table 80. LSE oscillator characteristics ($f_{LSE} = 32.768$ kHz)⁽¹⁾

Symbol	Parameter	Conditions ⁽²⁾	Min	Typ	Max	Unit
$I_{DD(LSE)}$	LSE current consumption	LSEDRV[1:0] = 01, medium low-drive capability	-	350	-	nA
		LSEDRV[1:0] = 10, medium high-drive capability	-	450	-	
		LSEDRV[1:0] = 11, high-drive capability	-	600	-	

Table 80. LSE oscillator characteristics ($f_{LSE} = 32.768$ kHz)⁽¹⁾ (continued)

Symbol	Parameter	Conditions ⁽²⁾	Min	Typ	Max	Unit
$G_{m_{critmax}}$	Maximum critical crystal Gm	LSEDRV[1:0] = 01, medium low-drive capability	-	-	0.75	$\mu A/V$
		LSEDRV[1:0] = 10, medium high-drive capability	-	-	1.7	
		LSEDRV[1:0] = 11, high-drive capability	-	-	2.7	
C_{S_PARA}	Internal stray parasitic capacitance ⁽³⁾	-	-	3	-	pF
$t_{SU(LSE)}$ ⁽⁴⁾	Startup time	V_{DD} is stabilized	-	2	-	s


1. Specified by design. Not tested in production.

2. Refer to the note below this table.

3. C_{S_PARA} is the equivalent capacitance seen by the crystal due to OSC32_IN and OSC32_OUT internal parasitic capacitances.

4. $t_{SU(LSE)}$ is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal and it can vary significantly with the crystal manufacturer

Note: For information on selecting the crystal, refer to the application note 'Oscillator design guide for STM8AF/AL/S, STM32 MCUs and MPUs' (AN2867).

Figure 32. Typical application with a 32.768 kHz crystal

Note: An external resistor is not required between OSC32_IN and OSC32_OUT and it is forbidden to add one.

5.3.8 Internal clock timing characteristics

The parameters given in the table below are derived from tests performed under ambient temperature and supply voltage conditions summarized in [Table 33](#). The provided curves are characterization results, not tested in production.

High-speed internal (HSI16) RC oscillator

Table 81. HSI16 oscillator characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f _{HSI16}	HSI16 frequency after factory calibration	V _{DD} = 3.0 V, T _J = 30 °C	15.92	16	16.08	MHz
f _{HSI16} ⁽¹⁾		T _J = −10 °C to 100 °C, 1.58 ≤ V _{DD} ≤ 3.6 V	15.84	-	16.16	
		T _J = −40 °C to 130 °C, 1.58 ≤ V _{DD} ≤ 3.6 V	15.65	-	16.25	
TRIM ⁽²⁾	HSI16 user trimming step	-	18	29	40	kHz
DuCy(HSI16) ⁽²⁾	Duty cycle	-	45	-	55	%
t _{su} (HSI16) ⁽²⁾	HSI16 oscillator startup time	-	-	2.5	3.6	μs
t _{stab} (HSI16) ⁽²⁾	HSI16 oscillator stabilization time	At 1% of target frequency	-	4	6	
I _{DD} (HSI16) ⁽²⁾	HSI16 oscillator power consumption	-	-	150	210	μA

1. Evaluated by characterization. Not tested in production. It does not take into account package and soldering effects.
2. Specified by design. Not tested in production.

Multi-speed internal (MSI) RC oscillator

Table 82. MSI oscillator characteristics⁽¹⁾

Symbol	Parameter	Conditions			Min	Typ	Max	Unit	
f _{MSI}	MSI frequency after factory calibration	V _{DD} = 3 V T _J = 30 °C	MSI mode	MSI range 0 (MSIRC0)	47.74	48	48.70	MHz	
				MSI range 1	23.87	24	24.35		
				MSI range 2	15.91	16	16.23		
				MSI range 3	11.93	12	12.17		
				MSI range 4 (MSIRC1)	3.98	4	4.06		
				MSI range 5	1.99	2	2.03		
				MSI range 6	1.33	1.33	1.35		
				MSI range 7	0.99	1	1.01		
				MSI range 8 (MSIRC2)	3.05	3.08	3.12		
				MSI range 9	1.53	1.54	1.56		
				MSI range 10	1.02	1.03	1.04		
				MSI range 11	0.76	0.77	0.78		
				MSI range 12 (MSIRC3)	397.68	400	405.71		kHz
				MSI range 13	198.84	200	202.86		
				MSI range 14	132.56	133	135.24		
			PLL mode ⁽²⁾ XTAL = 32.768 kHz	MSI range 15	99.42	100	101.43	MHz	
				MSI range 0 (MSIRC0)	-	48.005	-		
				MSI range 1	-	24.003	-		
				MSI range 2	-	16.002	-		
				MSI range 3	-	12.001	-		
				MSI range 4 (MSIRC1)	-	3.998	-		
				MSI range 5	-	1.999	-		
				MSI range 6	-	1.333	-		
				MSI range 7	-	0.999	-		
				MSI range 8 (MSIRC2)	-	3.08	-		
				MSI range 9	-	1.54	-		
				MSI range 10	-	1.027	-		
				MSI range 11	-	0.77	-		

Table 82. MSI oscillator characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions			Min	Typ	Max	Unit
f _{MSI} (cont'd)	MSI frequency after factory calibration	V _{DD} = 3 V T _J = 30 °C	PLL mode XTAL = 32.768 kHz	MSI range 12 (MSIRC3)	-	393	-	MHz
				MSI range 13	-	196.6	-	kHz
				MSI range 14	-	131	-	
				MSI range 15	-	98.3	-	
DuCy(MSI) ⁽³⁾	Duty cycle	MSI range 0, 4, 8, or 12			38	-	62	
		MSI range 2, 6, 10, or 14			31	-	69	
		Other MSI ranges			48	-	52	
TRIM	User trimming step	-			-	0.4	-	
Δ _{TEMP(MSI)} ⁽⁴⁾	MSI oscillator frequency drift over temperature (reference is 30 °C)	MSI mode	T _J = −40 to 130 °C		-4	-	2	
Δ _{VDD(MSI)} ⁽⁴⁾	MSI oscillator frequency drift over V _{DD} (reference is 3V)	MSI mode	MSI range 0 to 3	1.58 ≤ V _{DD} ≤ 3.6 V	-4	-	1	%
				2.4 ≤ V _{DD} ≤ 3.6 V	-1	-	1	
			MSI range 4 to 7	1.58 ≤ V _{DD} ≤ 3.6 V	-3	-	1	
				2.4 ≤ V _{DD} ≤ 3.6 V	-1	-	1	
			MSI range 8 to 11	1.58 ≤ V _{DD} ≤ 3.6 V	-3	-	1	
				2.4 ≤ V _{DD} ≤ 3.6 V	-1	-	1	
			MSI range 12 to 15	1.58 ≤ V _{DD} ≤ 3.6 V	-3	-	1	
				2.4 ≤ V _{DD} ≤ 3.6 V	-1	-	1	
Δ _{FSAMPLING(MSI)} ⁽³⁾⁽⁴⁾	MSI frequency variation in sampling mode (MSIBIAS = 1)	MSI mode	T _J = −40 to 130 °C		-	-	0.2	
CC jitter(MSI) ⁽³⁾	RMS cycle-to-cycle jitter	PLL mode	MSI range 0		-	60	-	ps
			MSI range 4		-	160	-	
			MSI range 8		-	200	-	
			MSI range 12		-	1100	-	
P jitter(MSI) ⁽³⁾	RMS period jitter	PLL mode	MSI range 0		-	40	-	
			MSI range 4		-	130	-	
			MSI range 8		-	170	-	
			MSI range 12		-	800	-	

Table 82. MSI oscillator characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions			Min	Typ	Max	Unit
$t_{su(MSI)}^{(3)}$	MSI oscillator startup time ⁽⁵⁾	MSI range 0 to 3			-	-	13 MSIRC0 cycles + 11 MSI cycles	cycles
		MSI range 4 to 7			-	-	4 MSIRC1 cycles + 11 MSI cycles	
		MSI range 8 to 11			-	-	4 MSIRC2 cycles + 11 MSI cycles	
		MSI range 12 to 15			-	-	4 MSIRC3 cycles + 11 MSI cycles	
$t_{switch(MSI)}^{(3)}$	MSI oscillator transition time ⁽⁶⁾	-			-	-	3 destination MSI cycles	
$t_{stab(MSI)}^{(3)}$	MSI oscillator stabilization time	Normal mode	Continuous mode ⁽⁷⁾	Final frequency	-	-	10	μs
			Sampling mode ⁽⁸⁾		-	-	200	
		PLL mode, MSIPLL FAST = 0	All MSI ranges	1% of final frequency	-	-	0.8	ms
		PLL mode, MSIPLL FAST = 1	All MSI ranges		2			cycles
$I_{DD(MSI\_OFF\_PLLFAST)}^{(3)}$	MSI PLL-mode oscillator power consumption when MSI is disabled with PLL accuracy retention	MSIPLL EN = 1 and MSIPLL FAST = 1	LDO	MSI range 0 to 3	-	6.6	-	μA
				MSI range 4 to 7	-	1.6	-	
				MSI range 8 to 11	-	1.4	-	
				MSI range 12 to 15	-	0.8	-	
			SMPS	MSI range 0 to 3	-	4.7	-	
				MSI range 4 to 7	-	1.4	-	
				MSI range 8 to 11	-	1.3	-	
				MSI range 12 to 15	-	0.8	-	

Table 82. MSI oscillator characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions			Min	Typ	Max	Unit
$I_{DD(MSI)}^{(3)}$	MSI oscillator power consumption	Continuous mode ⁽⁷⁾	LDO	MSI range 0 to 3	-	21 + 2.5 μ A/MHz	-	μ A
				MSI range 4 to 15	-	19 + 2.5 μ A/MHz	-	
			SMPS ⁽⁹⁾	MSI range 0 to 3	-	21 + 1,3 μ A/MHz	-	
				MSI range 4 to 15	-	19 + 1,3 μ A/MHz	-	
		Sampling mode ⁽⁸⁾	LDO	Range 0 to 3	-	3 + 2.5 μ A/MHz	-	
				Range 4 to 15	-	1 + 2.5 μ A/MHz	-	
			SMPS	Range 0 to 3	-	3 + 1 μ A/MHz	-	
				Range 4 to 15	-	1 + 1 μ A/MHz	-	

1. Evaluated by characterization and not tested in production, unless otherwise specified.
2. In PLL mode, the MSI accuracy is the LSE crystal accuracy.
3. Specified by design. Not tested in production.
4. This is a deviation for an individual part once the initial frequency has been measured.
5. The MSI startup time is the time when the four MSIRCs are in power down.
6. This delay is the time to switch from one MSIRC to another one. In case the destination MSIRC is in power down, the total delay is $t_{su(MSI)} + t_{switch(MSI)}$.
7. The MSI is in continuous mode when the internal regulator is in voltage range 1, 2 or 3.
8. The MSI is in sampling mode when MSIBIAS = 1 in RCC_ICSCR1, and the regulator is in voltage range 4, or when the device is in Stop 1 or Stop 2 mode.
9. SMPS efficiency in range 1, based on V_{CORE} current = 19.4 mA (CoreMark current on V_{CORE} at 160 MHz).

High-speed internal 48 MHz (HSI48) RC oscillator

Table 83. HSI48 oscillator characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{HSI48}	HSI48 frequency after factory calibration	$V_{DD} = 3.0$ V, $T_J = 30$ °C	47.5	48	48.5	MHz

Table 83. HSI48 oscillator characteristics (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
TRIM ⁽¹⁾	User trimming step	-	-	0.12	0.18	%
USER TRIM COVERAGE ⁽²⁾	User trimming coverage	±63 steps	±4.5	±7.56	-	
DuCy(HSI48) ⁽¹⁾	Duty cycle	-	45	-	55	
ACC _{HSI48_REL} ⁽²⁾	Accuracy of the HSI48 oscillator over temperature (factory calibrated) Reference is 3 V and 30 °C ⁽³⁾	1.58 V ≤ V _{DD} ≤ 3.6 V, T _J = -40 to 125 °C	-3	-	2	
ΔVDD(HSI48) ⁽¹⁾	HSI48 frequency drift with V _{DD} ⁽⁴⁾	3.0 V ≤ V _{DD} ≤ 3.6 V	-	0.025	0.05	
		1.58 V ≤ V _{DD} ≤ 3.6 V	-	0.05	0.1	ns
N _T jitter ⁽¹⁾	Next transition jitter Accumulated jitter on 28 cycles ⁽⁵⁾	-	-	±0.15	-	
P _T jitter ⁽¹⁾	Paired transition jitter Accumulated jitter on 56 cycles ⁽⁵⁾	-	-	±0.25	-	
t _{su} (HSI48) ⁽¹⁾	HSI48 oscillator startup time	-	-	2.5	6	μs
I _{DD} (HSI48) ⁽¹⁾	HSI48 oscillator power consumption	-	-	350	400	μA

1. Specified by design. Not tested in production.


2. Evaluated by characterization. Not tested in production.

3. $\Delta f_{\text{HSI}} = \text{ACC}_{\text{HSI48\_REL}} + \Delta V_{\text{DD}}$.

4. These values are obtained with one of the following formula: $(\text{Freq}(3.6 \text{ V}) - \text{Freq}(3.0 \text{ V})) / \text{Freq}(3.0 \text{ V})$ or $(\text{Freq}(3.6 \text{ V}) - \text{Freq}(1.58 \text{ V})) / \text{Freq}(1.58 \text{ V})$.

5. Jitter measurements are performed without clock source activated in parallel.

Figure 33. HSI48 frequency versus temperature



Secure high-speed internal (SHSI) RC oscillator

Table 84. SHSI oscillator characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{SHSI}	SHSI frequency	-	-	48	-	MHz
$t_{\text{SU}}(\text{SHSI})$	SHSI oscillator startup time	-	-	2.5	6	μs
$I_{\text{DD}}(\text{SHSI})$	SHSI oscillator power consumption	-	-	350	400	μA

1. Specified by design. Not tested in production.

Low-speed internal (LSI) RC oscillator

Table 85. LSI oscillator characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{LSI}	LSI frequency	$V_{\text{DD}} = 3.0 \text{ V}$, $T_{\text{J}} = 30 \text{ }^{\circ}\text{C}$, LSIPREDIV = 0	31.4	-	32.6	kHz
		$V_{\text{DD}} = 3.0 \text{ V}$, $T_{\text{J}} = 30 \text{ }^{\circ}\text{C}$, LSIPREDIV = 1	0.245	-	0.255	
		$1.58 \text{ V} \leq V_{\text{DD}} \leq 3.6 \text{ V}$, $T_{\text{J}} = -40 \text{ to } 125 \text{ }^{\circ}\text{C}$	30.4 ⁽¹⁾	-	33.6 ⁽¹⁾	
DuCy(LSI)	LSI duty cycle	LSIPREDIV = 1	-	50	-	%
$t_{\text{SU}}(\text{LSI})^{(2)}$	LSI oscillator startup time	-	-	230	260	μs
$t_{\text{STAB}}(\text{LSI})^{(2)}$	LSI oscillator stabilization time	5% of final frequency	-	230	260	
$I_{\text{DD}}(\text{LSI})^{(2)}$	LSI oscillator power consumption	LSIPREDIV = 0	-	140	255	nA
		LSIPREDIV = 1	-	130	240	

1. Evaluated by characterization. Not tested in production.

2. Specified by design. Not tested in production.

5.3.9 PLL characteristics

The parameters given in the table below are derived from tests performed under temperature and V_{DD} supply voltage conditions summarized in [Table 33](#).

Table 86. PLL characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{\text{PLL\_IN}}$	PLL input clock	-	4	-	16	MHz
	PLL input clock duty cycle	-	10	-	90	%
$f_{\text{PLL\_OUT}}$	PLL P, Q, R output clock	Voltage scaling range 1	1	-	160 ⁽²⁾	MHz
		Voltage scaling range 2	1	-	110	
		Voltage scaling range 3	1	-	55	
$f_{\text{VCO\_OUT}}$	PLL VCO output	Voltage scaling range 1, 2	128	-	544	MHz
		Voltage scaling range 3	128	-	330	
		Duty cycle with division 1	40	-	60	%

Table 86. PLL characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
$t_{\text{LOCK}}^{(3)(4)}$	PLL lock time	Integer mode		-	25	50	μs
		Fractional mode		-	40	65	
Jitter	RMS cycle-to-cycle jitter	Integer mode, VCO = 544 MHz		-	20	-	$\pm\text{ps}$
		Fractional mode, VCO = 544 MHz		-	70	-	
	RMS period jitter	Integer mode, VCO = 544 MHz		-	35	-	
		Fractional mode, VCO = 544 MHz		-	45	-	
	Long-term jitter ⁽⁵⁾ , $f_{\text{PLL\_IN}} = 8 \text{ MHz}$	Integer mode, VCO = 544 MHz		-	160	-	
		Fractional mode, VCO = 544 MHz		-	170	-	
$I_{\text{DD(PLL)}}$	PLL power consumption on V_{DD} with LDO	VCO freq = 160 MHz, 1 clock output	Range 1	-	370	-	μA
		VCO freq = 160 MHz, 3 clock outputs	Range 1	-	390	-	
		VCO freq = 200 MHz, 1 clock output	Range 1	-	460	-	
			Range 2	-	435	-	
			Range 3	-	410	-	
		VCO freq = 336 MHz, 1 clock output	Range 1	-	710	-	
$I_{\text{DD(PLL)}}$	PLL power consumption on V_{DD} with SMPS	VCO freq = 544 MHz, 1 clock output	Range 1	-	1100	-	
		VCO freq = 160 MHz, 1 clock output	Range 1, $I_{\text{VCORE}}^{(6)} = 19.4 \text{ mA}$	-	260	-	μA
		VCO freq = 160 MHz, 3 clock outputs	Range 1, $I_{\text{VCORE}}^{(6)} = 19.4 \text{ mA}$	-	270	-	
		VCO freq = 200 MHz, 1 clock output	Range 1, $I_{\text{VCORE}}^{(6)} = 19.4 \text{ mA}$	-	320	-	
			Range 2, $I_{\text{VCORE}}^{(6)} = 11.7 \text{ mA}$	-	300	-	
			Range 3, $I_{\text{VCORE}}^{(6)} = 5.74 \text{ mA}$	-	290	-	
$I_{\text{DD(PLL)}}$		VCO freq = 336 MHz, 1 clock output	Range 1, $I_{\text{VCORE}}^{(6)} = 19.4 \text{ mA}$	-	470	-	μA
		VCO freq = 544 MHz, 1 clock output	Range 1, $I_{\text{VCORE}}^{(6)} = 19.4 \text{ mA}$	-	730	-	

- Specified by design and not tested in production, unless otherwise specified.
- PLL1 output Q and PLL2 output Q can be up to 200 MHz only when selected as OCTOSPI clock.
- Evaluated by characterization. Not tested in production.
- Lock time is the duration until PLLxRDY flag (2% of final frequency).
- Measured on 5000 cycles.
- SMPS efficiency based on CoreMark RUN current on V_{CORE} at max frequency of each voltage range.

5.3.10 Flash memory characteristics

Table 87. Flash memory characteristics⁽¹⁾

Symbol	Parameter	Conditions	Typ	Max ⁽²⁾	Unit
t_{prog}	128-bit programming time	Normal mode	118	118	μs
		Burst mode	48	48	
$t_{\text{prog\_page}}$	One 8-Kbyte page programming time	$f_{\text{AHB}} = 160 \text{ MHz}$, normal mode	60.2	-	ms
		$f_{\text{AHB}} = 160 \text{ MHz}$, burst mode	24.5	-	
$t_{\text{prog\_bank}}$	One 1-Mbyte bank programming time	$f_{\text{AHB}} = 160 \text{ MHz}$, normal mode	7710	-	
		$f_{\text{AHB}} = 160 \text{ MHz}$, burst mode	3140	-	
t_{ERASE}	One 8-Kbyte page erase time	10 k endurance cycles	1.5	2.4	
		100 k endurance cycles	1.7	3.4	
t_{ME}	Mass erase time (one bank)	10 k endurance cycles	195	308	
	Mass erase time (two banks)		390	616	
$I_{\text{DD}}^{(3)}$	Average consumption from V_{DD}	Write mode	2.1	-	mA
		Erase mode	1.3	-	
	Maximum current (peak)	Write mode	2.6	-	
		Erase mode	3.0	-	

1. Specified by design. Not tested in production.

2. Evaluated by characterization after cycling. Not tested in production.

3. Evaluated by characterization. Not tested in production.

Table 88. Flash memory endurance and data retention

Symbol	Parameter	Conditions		Min ⁽¹⁾	Unit
N_{END}	Endurance	Whole bank	$T_{\text{A}} = -40 \text{ to } 125 \text{ }^{\circ}\text{C}$	10	kcycles
		Limited to 256 Kbytes per bank		100	
t_{RET}	Data retention	Whole bank	$T_{\text{A}} = 85 \text{ }^{\circ}\text{C}$ after 1 kcycle ⁽²⁾	30	Years
			$T_{\text{A}} = 105 \text{ }^{\circ}\text{C}$ after 1 kcycle ⁽²⁾	15	
			$T_{\text{A}} = 125 \text{ }^{\circ}\text{C}$ after 1 kcycle ⁽²⁾	10	
			$T_{\text{A}} = 55 \text{ }^{\circ}\text{C}$ after 10 kcycles ⁽²⁾	30	
			$T_{\text{A}} = 85 \text{ }^{\circ}\text{C}$ after 10 kcycles ⁽²⁾	15	
			$T_{\text{A}} = 105 \text{ }^{\circ}\text{C}$ after 10 kcycles ⁽²⁾	10	
		Limited to 256 Kbytes per bank	$T_{\text{A}} = 55 \text{ }^{\circ}\text{C}$ after 100 kcycles ⁽²⁾	30	
			$T_{\text{A}} = 85 \text{ }^{\circ}\text{C}$ after 100 kcycles ⁽²⁾	15	
			$T_{\text{A}} = 105 \text{ }^{\circ}\text{C}$ after 100 kcycles ⁽²⁾	10	

1. Evaluated by characterization. Not tested in production.

2. Cycling performed over the whole temperature range.

5.3.11 EMC characteristics

Susceptibility tests are performed on a sample basis during device characterization.

Functional EMS (electromagnetic susceptibility)

While a simple application is executed on the device (toggling two LEDs through the I/O ports), the device is stressed by two electromagnetic events until a failure occurs. The failure is indicated by the LEDs as follows:

- Electrostatic discharge (ESD) (positive and negative): applied to all device pins until a functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.
- FTB (fast transient voltage burst) (positive and negative): applied to VDD and VSS pins through a 100 pF capacitor, until a functional disturbance occurs. This test is compliant with the IEC 61000-4-4 standard.

A device reset allows normal operations to be resumed.

The test results are given in the table below. They are based on the EMS levels and classes defined in application note *EMC design guide for STM8, STM32 and Legacy MCUs* (AN1709).

Table 89. EMS characteristics

Symbol	Parameter	Conditions	Level/Class
V _{FESD}	Voltage limits to be applied on any I/O pin to induce a functional disturbance	V _{DD} = 3.3 V, T _A = +25 °C, f _{HCLK} = 160 MHz, BGA169 conforming to IEC 61000-4-2	3B
V _{EFTB}	Fast transient voltage burst limits to be applied through 100 pF on V _{DD} and V _{SS} pins to induce a functional disturbance	V _{DD} = 3.3 V, T _A = +25 °C, f _{HCLK} = 160 MHz, BGA169 conforming to IEC 61000-4-4	5A

Designing hardened software to avoid noise problems

The EMC characterization and optimization are performed at component level with a typical application environment and simplified MCU software. Note that good EMC performance is highly dependent on the user application and the software in particular.

Therefore it is recommended that the user applies EMC software optimization and prequalification tests in relation with the EMC level requested for the application.

Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical data corruption (control registers)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened

to prevent unrecoverable errors occurring. See application note *Software techniques for improving microcontrollers EMC performance* (AN1015) for more details.

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device is monitored while a simple application is executed (toggling two LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard that specifies the test board and the pin loading.

Table 90. EMI characteristics for $f_{HSE} = 8\text{ MHz}$ and $f_{HCLK} = 160\text{ MHz}$

Symbol	Parameter	Conditions	Monitored frequency band	Value	Unit
S_{EMI}	Peak ⁽¹⁾	$V_{DD} = 3.6\text{ V}$, $T_A = 25\text{ °C}$, BGA169 package compliant with IEC 61967-2	0.1 MHz to 30 MHz	5	dBμV
			30 MHz to 130 MHz	6	
			130 MHz to 1 GHz	6	
			1 GHz to 2 GHz	7	
	Level ⁽²⁾		0.1 MHz to 2 GHz	2	-

1. Refer to the EMI radiated test section of the application note *EMC design guide for STM8, STM32 and Legacy MCUs* (AN1709).
2. Refer to the EMI level classification section of the application note *EMC design guide for STM8, STM32 and Legacy MCUs* (AN1709).

5.3.12 Electrical sensitivity characteristics

Based on three different tests (ESD, latch-up) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the ANSI/JEDEC standard.

Table 91. ESD absolute maximum ratings⁽¹⁾

Symbol	Ratings	Conditions	Packages	Class	Max value	Unit
$V_{ESD(HBM)}$	Electrostatic discharge voltage (human body model)	$T_A = 25\text{ °C}$, conforming to ANSI/ESDA/JEDEC JS-001	All	2	2000	V
$V_{ESD(CDM)}$	Electrostatic discharge voltage (charge device model)	$T_A = 25\text{ °C}$, conforming to ANSI/ESDA/JEDEC JS-002	LQFP100 LQFP144	C1	250	
			UFQFPN48 LQFP48 LQFP64	C2A	500	
			WLCSP90 UFBGA132 UFBGA169	C2B	750	

1. Evaluated by characterization. Not tested in production.

Static latch-up

The following complementary static tests are required on three parts to assess the latch-up performance:

- A supply overvoltage is applied to each power supply pin.
- A current injection is applied to each input, output and configurable I/O pin.

These tests are compliant with EIA/JESD 78E IC latch-up standard.

Table 92. Electrical sensitivities⁽¹⁾

Symbol	Parameter	Conditions	Class
LU	Static latch-up class	$T_J = 130\text{ °C}$ conforming to JESD78E	2

1. Evaluated by characterization. Not tested in production.

5.3.13 I/O current injection characteristics

As a general rule, the current injection to the I/O pins, due to external voltage below V_{SS} or above V_{DDIOx} (for standard, 3.3 V-capable I/O pins) must be avoided during normal product operation. However, in order to give an indication of the robustness of the microcontroller if abnormal injection accidentally happens, some susceptibility tests are performed on a sample basis during the device characterization.

Functional susceptibility to I/O current injection

While a simple application is executed on the device, the device is stressed by injecting current into the I/O pins programmed in floating-input mode. While this current is injected into the I/O pin, one at a time, the device is checked for functional failures.

The failure is indicated by an out-of-range parameter, such as an ADC error above a certain limit (higher than 5 LSB TUE), out of conventional limits of induced leakage current on adjacent pins (out of the $-5\text{ }\mu\text{A}/+0\text{ }\mu\text{A}$ range), or other functional failure (for example reset occurrence or oscillator frequency deviation).

The characterization results are given in the table below. The negative induced leakage current is caused by the negative injection. The positive induced leakage current is caused by the positive injection.

Table 93. I/O current injection susceptibility⁽¹⁾⁽²⁾

Symbol	Description	Functional susceptibility		Unit
		Negative injection	Positive injection	
I_{INJ}	Injected current on OPAMP1_VINM, OPAMP2_VINM, PA4, PA5, PB0, PE7, PB15, PC11, and PD0 pins	0	0	mA
	Injected current on all other pins	5	N/A	

1. Evaluated by characterization. Not tested in production.

2. The I/O structure options listed in this table can be a concatenation of options including the option explicitly listed. For instance TT_a refers to any TT I/O with _a option. TT_xx refers to any TT I/O and FT_xx refers to any FT I/O.

5.3.14 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the conditions summarized in [Table 33](#). All I/Os are designed as CMOS- and TTL-compliant.

Note: For information on GPIO configuration, refer to the application note 'STM32 GPIO configuration for hardware settings and low-power consumption' (AN4899).

Table 94. I/O static characteristics⁽¹⁾

Sym-bol	Parameter	Conditions		Min	Typ	Max	Unit
$V_{IL}^{(2)}$	I/O input low-level voltage	1.08 V $\leq$ V _{DDIOx} $\leq$ 3.6 V		-	-	0.3 V _{DDIOx}	V
		All I/Os except FT_c		-	-	0.38 V _{DDIOx} ⁽³⁾	
		FT_c I/Os		-	-	0.3 V _{DDIOx}	
$V_{IH}^{(2)}$	I/O input high-level voltage	1.08 V $\leq$ V _{DDIOx} $\leq$ 3.6 V		0.7 V _{DDIOx}	-	-	
		All I/Os except FT_c		0.5 V _{DDIOx} + 0.2 ⁽³⁾	-	-	
		FT_c I/Os		0.7 V _{DDIOx}	-	-	
$V_{hys}^{(3)}$	Input hysteresis	TT_xx, FT_xx I/Os		-	250	-	mV
$I_{lkg}^{(3)(4)}$	Input leakage current	all I/Os except FT_u, FT_c, FT_d, FT_t, TT_xx	$V_{IN} \leq \text{Max} (V_{DDXXX})^{(5)}$	-	-	150	nA
			$\text{Max} (V_{DDXXX}) < V_{IN} \leq \text{Max} (V_{DDXXX}) + 1 \text{ V}^{(6)}$	-	-	2000	
			$\text{Max} (V_{DDXXX}) + 1 \text{ V} < V_{IN} \leq 5.5 \text{ V}^{(6)}$	-	-	500	
		FT_u I/Os	$V_{IN} \leq \text{Max} (V_{DDXXX})^{(5)}$	-	-	200	
			$\text{Max} (V_{DDXXX}) < V_{IN} \leq \text{Max} (V_{DDXXX}) + 1 \text{ V}^{(6)}$	-	-	2500	
			$\text{Max} (V_{DDXXX}) + 1 \text{ V} < V_{IN} \leq 5.5 \text{ V}^{(6)}$	-	-	500	
		FT_c I/Os	$V_{IN} \leq \text{Max} (V_{DDXXX})$	-	-	1500	
			$\text{Max} (V_{DDXXX}) < V_{IN} \leq 5 \text{ V}^{(6)}$	-	-	2000	
		FT_d I/Os	$V_{IN} \leq \text{Max} (V_{DDXXX})$	-	-	1500	
			$\text{Max} (V_{DDXXX}) < V_{IN} \leq 5.5 \text{ V}^{(6)}$	-	-	5000	
		FT_t I/Os	$V_{IN} \leq \text{Max} (V_{DDXXX})$			300	
			$\text{Max} (V_{DDXXX}) < V_{IN} \leq \text{Max} (V_{DDXXX}) + 1 \text{ V}^{(6)}$			3000	
			$\text{Max} (V_{DDXXX}) + 1 \text{ V} < V_{IN} \leq 5.5 \text{ V}^{(6)}$			600	


Table 94. I/O static characteristics⁽¹⁾ (continued)

Sym-bol	Parameter	Conditions	Min	Typ	Max	Unit
I_{lkg} (3)(4)	Input leakage current	TT_xx I/Os except OPAMPx_VINM (x = 1, 2) $V_{IN} \leq \text{Max}(V_{DDXXX})$	-	-	500	nA
		OPAMPx_VINM (x = 1, 2) dedicated input leakage current	-	-	(7)	
R_{PU}	Weak pull-up equivalent resistor ⁽⁸⁾	-	30	40	50	kΩ
R_{PD}	Weak pull-down equivalent resistor ⁽⁸⁾	-	30	40	50	
C_{IO}	I/O pin capacitance	-	-	5	-	pF

1. The I/O structure options listed in this table can be a concatenation of options including the option explicitly listed. For instance TT_a refers to any TT I/O with _a option. TT_xx refers to any TT I/O and FT_xx refers to any FT I/O.
2. Refer to [Figure 34: I/O input characteristics \(all I/Os except BOOT0 and FT_c\)](#).
3. Specified by design. Not tested in production.
4. This parameter represents the pad leakage of the I/O itself. The total product pad leakage is provided by the following formula: $I_{Total\_leak\_max} = 10 \mu A + [\text{number of I/Os where } V_{IN} \text{ is applied on the pad}] \times I_{lkg\_max}$.
5. Max (V_{DDXXX}) is the maximum value of all the I/O supplies. The I/O supplies depend on the I/O structure options, as described in [Table 26: Legend/abbreviations used in the pinout table](#).
6. To sustain a voltage higher than Min (V_{DD} , V_{DDA} , V_{DDUSB} , V_{DDIO2}) +0.3 V, the internal pull-up and pull-down resistors must be disabled.
7. Refer to I_{bias} in the OPAMP characteristics table for the values of the OPAMP dedicated input leakage current.
8. The pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This PMOS/NMOS contribution to the series resistance is minimal (~10% order).

All I/Os are CMOS- and TTL-compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements is shown in the figure below.

Figure 34. I/O input characteristics (all I/Os except BOOT0 and FT_c)



Output driving current

The GPIOs (except PC13, PC14, PC15) can sink or source up to ± 8 mA, and sink or source up to ± 20 mA (with a relaxed V_{OL}/V_{OH}). PC13, PC14, PC15 are limited to ± 3 mA shared between the three I/Os.

In the user application, the number of I/O pins that can drive current must be limited to respect the absolute maximum rating specified in [Section 5.2: Absolute maximum ratings](#):

- The sum of the currents sourced by all the I/Os on V_{DDIOx} , plus the maximum consumption of the MCU sourced on V_{DD} , cannot exceed the absolute maximum rating ΣI_{VDD} (see [Table 31: Current characteristics](#)).
- The sum of the currents sunk by all the I/Os on V_{SS} , plus the maximum consumption of the MCU sunk on V_{SS} , cannot exceed the absolute maximum rating ΣI_{VSS} (see [Table 31: Current characteristics](#)).

Output voltage levels

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in [Table 33](#). All I/Os are CMOS- and TTL-compliant (FT OR TT unless otherwise specified).

Table 95. Output voltage characteristics⁽¹⁾⁽²⁾⁽³⁾

Symbol	Parameter	Conditions	Min	Max	Unit
V_{OL}	Output low-level voltage	CMOS port ⁽⁴⁾ , $ I_{IO} = 8$ mA, $2.7\text{ V} \leq V_{DDIOx} \leq 3.6\text{ V}$	-	0.4	V
V_{OH}	Output high-level voltage		$V_{DDIOx} - 0.4$	-	
$V_{OL}^{(5)}$	Output low-level voltage	TTL port ⁽⁴⁾ , $ I_{IO} = 8$ mA, $2.7\text{ V} \leq V_{DDIOx} \leq 3.6\text{ V}$	-	0.4	
$V_{OH}^{(5)}$	Output high-level voltage		2.4	-	
$V_{OL}^{(5)}$	Output low-level voltage	All I/Os, $ I_{IO} = 20$ mA, $2.7\text{ V} \leq V_{DDIOx} \leq 3.6\text{ V}$	-	1.3	
$V_{OH}^{(5)}$	Output high-level voltage		$V_{DDIOx} - 1.3$	-	
$V_{OL}^{(5)}$	Output low-level voltage	$ I_{IO} = 4$ mA, $1.58\text{ V} \leq V_{DDIOx} \leq 3.6\text{ V}$	-	0.4	
$V_{OH}^{(5)}$	Output high-level voltage		$V_{DDIOx} - 0.4$	-	
$V_{OL}^{(5)}$	Output low-level voltage	$ I_{IO} = 1$ mA, $1.08\text{ V} \leq V_{DDIOx} < 3.6\text{ V}$	-	0.4	
$V_{OH}^{(5)}$	Output high-level voltage		$V_{DDIOx} - 0.4$	-	
$V_{OLFM+}^{(5)}$	Output low-level voltage for a FT_f I/O pin in FM+ mode	$ I_{IO} = 20$ mA, $2.7\text{ V} \leq V_{DDIOx} \leq 3.6\text{ V}$	-	0.4	
		$ I_{IO} = 10$ mA, $1.58\text{ V} \leq V_{DDIOx} \leq 3.6\text{ V}$	-	0.4	
		$ I_{IO} = 2$ mA, $1.08\text{ V} \leq V_{DDIOx} < 3.6\text{ V}$	-	0.4	

1. The I/O structure options listed in this table can be a concatenation of options including the option explicitly listed. For instance TT_a refers to any TT I/O with _a option. TT_xx refers to any TT I/O and FT_xx refers to any FT I/O.
2. The I_{IO} current sourced or sunk by the device must always respect the absolute maximum rating specified in [Table 31: Current characteristics](#), and the sum of the currents sourced or sunk by all the I/Os (I/O ports and control pins) must always respect the absolute maximum ratings ΣI_{IO} .
3. FT_t I/O characteristics are degraded in V_{BAT} mode (refer to [Table 96](#)).
4. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.
5. Specified by design. Not tested in production.

Table 96. Output voltage characteristics for FT_t I/Os in V_{BAT} mode

Symbol	Parameter	Conditions	Min	Max	Unit
V _{OL}	Output low-level voltage	I _{IO} = 0.5 mA, 2.7 V ≤ V _{BAT} ≤ 3.6 V, V _{DD} off	-	0.4	V
V _{OH}	Output high-level voltage		V _{DDIOx} - 0.4	-	
V _{OL}	Output low-level voltage	I _{IO} = 0.25 mA, 1.58 V ≤ V _{BAT} ≤ 3.6 V, V _{DD} off	-	0.4	
V _{OH}	Output high-level voltage		V _{DDIOx} - 0.4	-	

Output AC characteristics

The definition and values of output AC characteristics are given in [Figure 35: Output AC characteristics definition](#) and in the table below respectively.

Unless otherwise specified, the parameters given are derived from tests performed under the ambient temperature and supply voltage conditions summarized in [Table 33](#).

Table 97. Output AC characteristics, HSLV OFF (all I/Os except FT_c)⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾

Speed	Symbol	Parameter	Conditions	Min	Max	Unit
00	F _{max}	Maximum frequency all I/Os	C _L = 50 pF, 2.7 V ≤ V _{DDIOx} ≤ 3.6 V	-	12.5	MHz
			C _L = 50 pF, 1.58 V ≤ V _{DDIOx} < 2.7 V	-	5	
			C _L = 50 pF, 1.08 V ≤ V _{DDIOx} < 1.58 V	-	1	
			C _L = 10 pF, 2.7 V ≤ V _{DDIOx} ≤ 3.6 V	-	12.5	
			C _L = 10 pF, 1.58 V ≤ V _{DDIOx} < 2.7 V	-	5	
			C _L = 10 pF, 1.08 V ≤ V _{DDIOx} < 1.58 V	-	1	
	t _r /t _f	Output rise and fall time all I/Os	C _L = 50 pF, 2.7 V ≤ V _{DDIOx} ≤ 3.6 V	-	17	ns
			C _L = 50 pF, 1.58 V ≤ V _{DDIOx} < 2.7 V	-	33	
			C _L = 50 pF, 1.08 V ≤ V _{DDIOx} < 1.58 V	-	85	
			C _L = 10 pF, 2.7 V ≤ V _{DDIOx} ≤ 3.6 V	-	12.5	
			C _L = 10 pF, 1.58 V ≤ V _{DDIOx} < 2.7 V	-	25	
			C _L = 10 pF, 1.08 V ≤ V _{DDIOx} < 1.58 V	-	50	

Table 97. Output AC characteristics, HSLV OFF (all I/Os except FT_c)⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾ (continued)

Speed	Symbol	Parameter	Conditions	Min	Max	Unit
01	Fmax	Maximum frequency all I/Os	$C_L = 30 \text{ pF}, 2.7 \text{ V} \leq V_{DDIOx} \leq 3.6 \text{ V}$	-	55	MHz
			$C_L = 30 \text{ pF}, 1.58 \text{ V} \leq V_{DDIOx} < 2.7 \text{ V}$	-	12.5	
			$C_L = 30 \text{ pF}, 1.08 \text{ V} \leq V_{DDIOx} < 1.58 \text{ V}$	-	2.5	
			$C_L = 10 \text{ pF}, 2.7 \text{ V} \leq V_{DDIOx} \leq 3.6 \text{ V}$	-	55	
			$C_L = 10 \text{ pF}, 1.58 \text{ V} \leq V_{DDIOx} < 2.7 \text{ V}$	-	12.5	
			$C_L = 10 \text{ pF}, 1.08 \text{ V} \leq V_{DDIOx} < 1.58 \text{ V}$	-	2.5	
	t_r/t_f	Output rise and fall time all I/Os	$C_L = 30 \text{ pF}, 2.7 \text{ V} \leq V_{DDIOx} \leq 3.6 \text{ V}$	-	5.8	ns
			$C_L = 30 \text{ pF}, 1.58 \text{ V} \leq V_{DDIOx} < 2.7 \text{ V}$	-	10	
			$C_L = 30 \text{ pF}, 1.08 \text{ V} \leq V_{DDIOx} < 1.58 \text{ V}$	-	18	
			$C_L = 10 \text{ pF}, 2.7 \text{ V} \leq V_{DDIOx} \leq 3.6 \text{ V}$	-	4.2	
			$C_L = 10 \text{ pF}, 1.58 \text{ V} \leq V_{DDIOx} < 2.7 \text{ V}$	-	7.5	
			$C_L = 10 \text{ pF}, 1.08 \text{ V} \leq V_{DDIOx} < 1.58 \text{ V}$	-	12	
10	Fmax	Maximum frequency all I/Os	$C_L = 30 \text{ pF}, 2.7 \text{ V} \leq V_{DDIOx} \leq 3.6 \text{ V}$	-	100 ⁽⁵⁾	MHz
			$C_L = 30 \text{ pF}, 1.58 \text{ V} \leq V_{DDIOx} < 2.7 \text{ V}$	-	33 ⁽⁵⁾	
			$C_L = 30 \text{ pF}, 1.08 \text{ V} \leq V_{DDIOx} < 1.58 \text{ V}$	-	5	
			$C_L = 10 \text{ pF}, 2.7 \text{ V} \leq V_{DDIOx} \leq 3.6 \text{ V}$	-	133 ⁽⁵⁾	
			$C_L = 10 \text{ pF}, 1.58 \text{ V} \leq V_{DDIOx} < 2.7 \text{ V}$	-	40 ⁽⁵⁾	
			$C_L = 10 \text{ pF}, 1.08 \text{ V} \leq V_{DDIOx} < 1.58 \text{ V}$	-	5	
	t_r/t_f	Output rise and fall time all I/Os	$C_L = 30 \text{ pF}, 2.7 \text{ V} \leq V_{DDIOx} \leq 3.6 \text{ V}$	-	3.3 ⁽⁵⁾	ns
			$C_L = 30 \text{ pF}, 1.58 \text{ V} \leq V_{DDIOx} < 2.7 \text{ V}$	-	6.0 ⁽⁵⁾	
			$C_L = 30 \text{ pF}, 1.08 \text{ V} \leq V_{DDIOx} < 1.58 \text{ V}$	-	13.3	
			$C_L = 10 \text{ pF}, 2.7 \text{ V} \leq V_{DDIOx} \leq 3.6 \text{ V}$	-	2 ⁽⁵⁾	
			$C_L = 10 \text{ pF}, 1.58 \text{ V} \leq V_{DDIOx} < 2.7 \text{ V}$	-	4.1 ⁽⁵⁾	
			$C_L = 10 \text{ pF}, 1.08 \text{ V} \leq V_{DDIOx} < 1.58 \text{ V}$	-	9.2	

Table 97. Output AC characteristics, HSLV OFF (all I/Os except FT_c)⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾ (continued)

Speed	Symbol	Parameter	Conditions	Min	Max	Unit
11	Fmax	Maximum frequency All I/Os except FT_c, FT_v, and TT_v	$C_L = 30 \text{ pF}, 2.7 \text{ V} \leq V_{DDIOx} \leq 3.6 \text{ V}$	-	100 ⁽⁵⁾	MHz
			$C_L = 30 \text{ pF}, 1.58 \text{ V} \leq V_{DDIOx} < 2.7 \text{ V}$	-	33 ⁽⁵⁾	
			$C_L = 30 \text{ pF}, 1.08 \text{ V} \leq V_{DDIOx} < 1.58 \text{ V}$	-	5	
			$C_L = 10 \text{ pF}, 2.7 \text{ V} \leq V_{DDIOx} \leq 3.6 \text{ V}$	-	133 ⁽⁵⁾	
			$C_L = 10 \text{ pF}, 1.58 \text{ V} \leq V_{DDIOx} < 2.7 \text{ V}$	-	40 ⁽⁵⁾	
			$C_L = 10 \text{ pF}, 1.08 \text{ V} \leq V_{DDIOx} < 1.58 \text{ V}$	-	5	
		Maximum frequency FT_v and TT_v I/Os	$C_L = 30 \text{ pF}, 2.7 \text{ V} \leq V_{DDIOx} \leq 3.6 \text{ V}$	-	140 ⁽⁵⁾	
			$C_L = 30 \text{ pF}, 1.58 \text{ V} \leq V_{DDIOx} < 2.7 \text{ V}$	-	40 ⁽⁵⁾	
			$C_L = 30 \text{ pF}, 1.08 \text{ V} \leq V_{DDIOx} < 1.58 \text{ V}$	-	5	
			$C_L = 10 \text{ pF}, 2.7 \text{ V} \leq V_{DDIOx} \leq 3.6 \text{ V}$	-	166 ⁽⁵⁾	
	t _r /t _f	Output rise and fall time All I/Os except FT_c, FT_v, and TT_v	$C_L = 30 \text{ pF}, 2.7 \text{ V} \leq V_{DDIOx} \leq 3.6 \text{ V}$	-	3.3 ⁽⁵⁾	ns
			$C_L = 30 \text{ pF}, 1.58 \text{ V} \leq V_{DDIOx} < 2.7 \text{ V}$	-	6.0 ⁽⁵⁾	
			$C_L = 30 \text{ pF}, 1.08 \text{ V} \leq V_{DDIOx} < 1.58 \text{ V}$	-	13.3	
			$C_L = 10 \text{ pF}, 2.7 \text{ V} \leq V_{DDIOx} \leq 3.6 \text{ V}$	-	2.0 ⁽⁵⁾	
			$C_L = 10 \text{ pF}, 1.58 \text{ V} \leq V_{DDIOx} < 2.7 \text{ V}$	-	4.1 ⁽⁵⁾	
			$C_L = 10 \text{ pF}, 1.08 \text{ V} \leq V_{DDIOx} < 1.58 \text{ V}$	-	9.2	
11 (cont'd)	t _r /t _f	Output rise and fall time FT_v and TT_v I/Os	$C_L = 30 \text{ pF}, 2.7 \text{ V} \leq V_{DDIOx} \leq 3.6 \text{ V}$	-	2.5 ⁽⁵⁾	ns
			$C_L = 30 \text{ pF}, 1.58 \text{ V} \leq V_{DDIOx} < 2.7 \text{ V}$	-	5.0 ⁽⁵⁾	
			$C_L = 30 \text{ pF}, 1.08 \text{ V} \leq V_{DDIOx} < 1.58 \text{ V}$	-	11	
			$C_L = 10 \text{ pF}, 2.7 \text{ V} \leq V_{DDIOx} \leq 3.6 \text{ V}$	-	1.66 ⁽⁵⁾	
			$C_L = 10 \text{ pF}, 1.58 \text{ V} \leq V_{DDIOx} < 2.7 \text{ V}$	-	3.1 ⁽⁵⁾	
			$C_L = 10 \text{ pF}, 1.08 \text{ V} \leq V_{DDIOx} < 1.58 \text{ V}$	-	7	
Fm+	Fmax	Maximum frequency	$C_L = 550 \text{ pF}, 1.08 \text{ V} \leq V_{DDIOx} < 3.6 \text{ V}$	-	1	MHz
	t _f	Output fall time ⁽⁶⁾	$C_L = 100 \text{ pF}, 1.58 \text{ V} \leq V_{DDIOx} < 3.6 \text{ V}$	-	50	ns
			$C_L = 100 \text{ pF}, 1.08 \text{ V} \leq V_{DDIOx} < 1.58 \text{ V}$	-	80	
			$C_L = 550 \text{ pF}, 1.58 \text{ V} \leq V_{DDIOx} < 3.6 \text{ V}$	-	100	
			$C_L = 550 \text{ pF}, 1.08 \text{ V} \leq V_{DDIOx} < 1.58 \text{ V}$	-	220	

1. The I/O structure options listed in this table can be a concatenation of options including the option explicitly listed. For instance TT_a refers to any TT I/O with _a option. TT_xx refers to any TT I/O and FT_xx refers to any FT I/O.
2. The I/O speed is configured using the OSPEEDRy[1:0] bits. Refer to the product reference manual for a description of GPIO port configuration register.
3. Specified by design. Not tested in production.
4. FT_t I/O characteristics are degraded in V_{BAT} mode (refer to [Table 100](#)).
5. Compensation system enabled.
6. The fall time is defined between 70% and 30% of the output waveform accordingly to I²C specification.

Table 98. Output AC characteristics, HSLV ON (all I/Os except FT_c)⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾

Speed	Symbol	Parameter	Conditions	Min	Max	Unit
00	Fmax	Maximum frequency	$C_L = 50 \text{ pF}, 1.58 \text{ V} \leq V_{DDIOx} < 2.7 \text{ V}$	-	10	MHz
			$C_L = 50 \text{ pF}, 1.08 \text{ V} \leq V_{DDIOx} < 1.58 \text{ V}$	-	4	
			$C_L = 10 \text{ pF}, 1.58 \text{ V} \leq V_{DDIOx} < 2.7 \text{ V}$	-	15	
			$C_L = 10 \text{ pF}, 1.08 \text{ V} \leq V_{DDIOx} < 1.58 \text{ V}$	-	4	
	t _r /t _f	Output rise and fall time	$C_L = 50 \text{ pF}, 1.58 \text{ V} \leq V_{DDIOx} < 2.7 \text{ V}$	-	18	ns
			$C_L = 50 \text{ pF}, 1.08 \text{ V} \leq V_{DDIOx} < 1.58 \text{ V}$	-	32	
			$C_L = 10 \text{ pF}, 1.58 \text{ V} \leq V_{DDIOx} < 2.7 \text{ V}$	-	12	
			$C_L = 10 \text{ pF}, 1.08 \text{ V} \leq V_{DDIOx} < 1.58 \text{ V}$	-	21	
01	Fmax	Maximum frequency	$C_L = 30 \text{ pF}, 1.58 \text{ V} \leq V_{DDIOx} < 2.7 \text{ V}$	-	50	MHz
			$C_L = 30 \text{ pF}, 1.08 \text{ V} \leq V_{DDIOx} < 1.58 \text{ V}$	-	10	
			$C_L = 10 \text{ pF}, 1.58 \text{ V} \leq V_{DDIOx} < 2.7 \text{ V}$	-	67	
			$C_L = 10 \text{ pF}, 1.08 \text{ V} \leq V_{DDIOx} < 1.58 \text{ V}$	-	10	
	t _r /t _f	Output rise and fall time	$C_L = 30 \text{ pF}, 1.58 \text{ V} \leq V_{DDIOx} < 2.7 \text{ V}$	-	5.3	ns
			$C_L = 30 \text{ pF}, 1.08 \text{ V} \leq V_{DDIOx} < 1.58 \text{ V}$	-	10.6	
			$C_L = 10 \text{ pF}, 1.58 \text{ V} \leq V_{DDIOx} < 2.7 \text{ V}$	-	3.1	
			$C_L = 10 \text{ pF}, 1.08 \text{ V} \leq V_{DDIOx} < 1.58 \text{ V}$	-	5.6	
10	Fmax	Maximum frequency	$C_L = 30 \text{ pF}, 1.58 \text{ V} \leq V_{DDIOx} < 2.7 \text{ V}$	-	75 ⁽⁵⁾	MHz
			$C_L = 30 \text{ pF}, 1.08 \text{ V} \leq V_{DDIOx} < 1.58 \text{ V}$	-	15	
			$C_L = 10 \text{ pF}, 1.58 \text{ V} \leq V_{DDIOx} < 2.7 \text{ V}$	-	100 ⁽⁵⁾	
			$C_L = 10 \text{ pF}, 1.08 \text{ V} \leq V_{DDIOx} < 1.58 \text{ V}$	-	15	
	t _r /t _f	Output rise and fall time	$C_L = 30 \text{ pF}, 1.58 \text{ V} \leq V_{DDIOx} < 2.7 \text{ V}$	-	4.4 ⁽⁵⁾	ns
			$C_L = 30 \text{ pF}, 1.08 \text{ V} \leq V_{DDIOx} < 1.58 \text{ V}$	-	9.6	
			$C_L = 10 \text{ pF}, 1.58 \text{ V} \leq V_{DDIOx} < 2.7 \text{ V}$	-	2.2 ⁽⁵⁾	
			$C_L = 10 \text{ pF}, 1.08 \text{ V} \leq V_{DDIOx} < 1.58 \text{ V}$	-	4.7	
11	Fmax	Maximum frequency All I/Os except FT_c, FT_v, and TT_v	$C_L = 30 \text{ pF}, 1.58 \text{ V} \leq V_{DDIOx} < 2.7 \text{ V}$	-	75 ⁽⁵⁾	MHz
			$C_L = 30 \text{ pF}, 1.08 \text{ V} \leq V_{DDIOx} < 1.58 \text{ V}$	-	15	
			$C_L = 10 \text{ pF}, 1.58 \text{ V} \leq V_{DDIOx} < 2.7 \text{ V}$	-	100 ⁽⁵⁾	
			$C_L = 10 \text{ pF}, 1.08 \text{ V} \leq V_{DDIOx} < 1.58 \text{ V}$	-	15	
		Maximum frequency FT_v and TT_v I/Os	$C_L = 30 \text{ pF}, 1.58 \text{ V} \leq V_{DDIOx} < 2.7 \text{ V}$	-	110 ⁽⁵⁾	
			$C_L = 30 \text{ pF}, 1.08 \text{ V} \leq V_{DDIOx} < 1.58 \text{ V}$	-	25	
			$C_L = 10 \text{ pF}, 1.58 \text{ V} \leq V_{DDIOx} < 2.7 \text{ V}$	-	150 ⁽⁵⁾	
			$C_L = 10 \text{ pF}, 1.08 \text{ V} \leq V_{DDIOx} < 1.58 \text{ V}$	-	25	

Table 98. Output AC characteristics, HSLV ON (all I/Os except FT_c)⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾ (continued)

Speed	Symbol	Parameter	Conditions	Min	Max	Unit
11	t_r/t_f	Output rise and fall time All I/Os except FT_c, FT_v, and TT_v	$C_L = 30 \text{ pF}$, $1.58 \text{ V} \leq V_{DDIOx} < 2.7 \text{ V}$	-	4.4 ⁽⁵⁾	ns
			$C_L = 30 \text{ pF}$, $1.08 \text{ V} \leq V_{DDIOx} < 1.58 \text{ V}$	-	9.6	
			$C_L = 10 \text{ pF}$, $1.58 \text{ V} \leq V_{DDIOx} < 2.7 \text{ V}$		2.2 ⁽⁵⁾	
			$C_L = 10 \text{ pF}$, $1.08 \text{ V} \leq V_{DDIOx} < 1.58 \text{ V}$		4.7	
		Output rise and fall time FT_v and TT_v I/Os	$C_L = 30 \text{ pF}$, $1.58 \text{ V} \leq V_{DDIOx} < 2.7 \text{ V}$	-	3.0 ⁽⁵⁾	
			$C_L = 30 \text{ pF}$, $1.08 \text{ V} \leq V_{DDIOx} < 1.58 \text{ V}$	-	6.6	
			$C_L = 10 \text{ pF}$, $1.58 \text{ V} \leq V_{DDIOx} < 2.7 \text{ V}$		1.6 ⁽⁵⁾	
			$C_L = 10 \text{ pF}$, $1.08 \text{ V} \leq V_{DDIOx} < 1.58 \text{ V}$	-	3.4	

1. The I/O structure options listed in this table can be a concatenation of options including the option explicitly listed. For instance TT_a refers to any TT I/O with _a option. TT_xx refers to any TT I/O and FT_xx refers to any FT I/O.
2. The I/O speed is configured using the OSPEEDRy[1:0] bits. Refer to the product reference manual for a description of GPIO port configuration register.
3. Specified by design. Not tested in production.
4. FT_t I/O characteristics are degraded in V_{BAT} mode (refer to [Table 100](#)).
5. Compensation system enabled.

Table 99. Output AC characteristics for FT_c I/Os⁽¹⁾⁽²⁾


Speed	Symbol	Parameter	Conditions	Min	Max	Unit
00	Fmax	Maximum frequency	All I/Os, $C_L = 50 \text{ pF}$, $2.7 \text{ V} \leq V_{DDIOx} \leq 3.6 \text{ V}$	-	10	MHz
			All I/Os, $C_L = 50 \text{ pF}$, $1.58 \text{ V} \leq V_{DDIOx} < 2.7 \text{ V}$	-	5	
	t_r/t_f	Output rise and fall time	All I/Os, $C_L = 50 \text{ pF}$, $2.7 \text{ V} \leq V_{DDIOx} \leq 3.6 \text{ V}$	-	33	ns
			All I/Os, $C_L = 50 \text{ pF}$, $1.58 \text{ V} \leq V_{DDIOx} < 2.7 \text{ V}$	-	66	
01	Fmax	Maximum frequency	All I/Os, $C_L = 50 \text{ pF}$, $2.7 \text{ V} \leq V_{DDIOx} \leq 3.6 \text{ V}$	-	25	MHz
			All I/Os, $C_L = 50 \text{ pF}$, $1.58 \text{ V} \leq V_{DDIOx} < 2.7 \text{ V}$	-	10	
	t_r/t_f	Output rise and fall time	All I/Os, $C_L = 50 \text{ pF}$, $2.7 \text{ V} \leq V_{DDIOx} \leq 3.6 \text{ V}$	-	13	ns
			All I/Os, $C_L = 50 \text{ pF}$, $1.58 \text{ V} \leq V_{DDIOx} < 2.7 \text{ V}$	-	33	
1x	Fmax	Maximum frequency	All I/Os, $C_L = 50 \text{ pF}$, $2.7 \text{ V} \leq V_{DDIOx} \leq 3.6 \text{ V}$	-	40	MHz
			All I/Os, $C_L = 50 \text{ pF}$, $1.58 \text{ V} \leq V_{DDIOx} < 2.7 \text{ V}$	-	20	
	t_r/t_f	Output rise and fall time	All I/Os, $C_L = 50 \text{ pF}$, $2.7 \text{ V} \leq V_{DDIOx} \leq 3.6 \text{ V}$	-	8	ns
			All I/Os, $C_L = 50 \text{ pF}$, $1.58 \text{ V} \leq V_{DDIOx} < 2.7 \text{ V}$	-	17	

1. Specified by design. Not tested in production.
2. The I/O speed is configured using the OSPEEDRy[1:0] bits. Refer to the product reference manual for a description of GPIO port configuration register.

Table 100. Output AC characteristics for FT_t I/Os in V_{BAT} mode⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
F _{max}	Maximum frequency	C _L = 50 pF, 2.7 V ≤ V _{BAT} ≤ 3.6 V, V _{DD} off	-	0.5	MHz
		C _L = 50 pF, 1.58 V ≤ V _{BAT} < 2.7 V, V _{DD} off	-	0.25	
t _r /t _f	Output rise and fall time	C _L = 50 pF, 2.7 V ≤ V _{BAT} ≤ 3.6 V, V _{DD} off	-	400	ns
		C _L = 50 pF, 1.58 V ≤ V _{BAT} < 2.7 V, V _{DD} off	-	900	

1. Specified by design. Not tested in production.

Figure 35. Output AC characteristics definition

5.3.15 NRST pin characteristics

The NRST pin input driver uses the CMOS technology. It is connected to a permanent pull-up resistor, R_{PU}.

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature and supply voltage conditions summarized in [Table 33](#).


Table 101. NRST pin characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V _{IL} (NRST)	NRST input low-level voltage	-	-	-	0.3 × V _{DDIOx}	V
V _{IH} (NRST)	NRST input high-level voltage	-	0.7 × V _{DDIOx}	-	-	
V _{hys} (NRST)	NRST Schmitt trigger voltage hysteresis	-	-	200	-	mV
R _{PU}	Weak pull-up equivalent resistor ⁽²⁾	V _{IN} = V _{SS}	30	40	50	kΩ
t _F (NRST)	NRST input filtered pulse	-	-	-	50	ns
t _{NF} (NRST)	NRST input not-filtered pulse	1.71 V ≤ V _{DD} ≤ 3.6 V	330	-	-	
		1.58 V ≤ V _{DD} ≤ 3.6 V	1000	-	-	

1. Specified by design. Not tested in production.

2. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimal (~10% order).

Figure 36. Recommended NRST pin protection



1. The reset network protects the device against parasitic resets.
2. The user must ensure that the level on the NRST pin can go below the $V_{IL(NRST)}$ max level specified in the above table. Otherwise the reset is not taken into account by the device.
3. The external capacitor on NRST must be placed as close as possible to the device.

5.3.16 Extended interrupt and event controller input (EXTI) characteristics

The pulse on the interrupt input must have a minimal length in order to guarantee that it is detected by the event controller.

Table 102. EXTI input characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
PLEC	Pulse length to event controller	-	20	-	-	ns

1. Specified by design. Not tested in production.

5.3.17 Analog switches booster

Table 103. Analog switches booster characteristics⁽¹⁾

Symbol	Parameter	Min	Typ	Max	Unit
V_{DD}	Supply voltage	1.6	1.8	3.6	V
$t_{SU(BOOST)}$	Booster startup time	-	-	50	µs
$I_{DD(BOOST)}$	Booster consumption	-	-	125	µA

1. Specified by design. Not tested in production.

5.3.18 14-bit analog-to-digital converter (ADC1) characteristics

Unless otherwise specified, the parameters given in the table below are values derived from tests performed under ambient temperature, f_{HCLK} frequency and V_{DDA} supply voltage conditions summarized in [Table 33](#).

Note: It is recommended to perform a calibration after each power-up.

Table 104. 14-bit ADC1 characteristics⁽¹⁾⁽²⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V _{DDA}	Analog power supply for ADC ON	-	1.62	-	3.6	V
V _{REF+}	Positive reference voltage	V _{DDA} ≥ 2 V	2	-	V _{DDA}	
		V _{DDA} < 2 V	V _{DDA}			
V _{REF-}	Negative reference voltage	-	V _{SSA}			
f _{ADC}	ADC clock frequency	1.62 V ≤ V _{DDA} ≤ 3.6 V	5 ⁽³⁾	-	55	MHz
	ADC clock ratio	-	45	-	55	%
f _s	Sampling rate	Resolution = 14 bits	0.23	-	2.5	MSPS
		Resolution = 12 bits	0.25	-	2.75	
		Resolution = 10 bits	0.28	-	3.05	
		Resolution = 8 bits	0.31	-	3.44	
t _{TRIG}	External trigger period	Resolution = 14 bits	26	-	-	1/f _{ADC}
V _{AIN} ⁽⁴⁾	Conversion voltage range	-	0	-	V _{REF+}	V
V _{CIMV}	Common mode input voltage	-	V _{REF+} /2 - 10%	V _{REF+} /2	V _{REF+} /2 + 10%	V
R _{AIN} ⁽⁵⁾	External input impedance	Resolution = 14 bits T _j = 130 °C	-	-	1000	Ω
		Resolution = 12 bits T _j = 130 °C	-	-	1000	
		Resolution = 10 bits T _j = 130 °C	-	-	4700	
		Resolution = 8 bits T _j = 130 °C	-	-	22000	
C _{ADC}	Internal sample and hold capacitor	-	-	5	-	pF
t _{ADCVREG_STUP}	ADC LDO startup time	-	-	-	17	μs
t _{STAB}	ADC power-up time	LDO already started	(3 × 1/f _{ADC}) + 1 conversion			Cycle
t _{CAL}	Offset and linearity calibration time	-	25502			1/f _{ADC}
t _{OFF_CAL}	Offset calibration time	-	683			

Table 104. 14-bit ADC1 characteristics⁽¹⁾⁽²⁾ (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
t_{LATR}	Trigger conversion latency for regular and injected channels, without aborting the conversion	PRESC = 0	3			$1/f_{ADC}$
		PRESC = 1	7			
		PRESC = 2	13			
$t_{LATRINJ}$	Trigger conversion latency Injected channels aborting a regular conversion	PRESC = 0	4			
		PRESC = 1	9			
		PRESC = 2	17			
t_s	Sampling time	-	5	-	814	
t_{CONV}	Total conversion time (including sampling time)	Resolution = N bits	$t_s + N + 3$			
$I_{DDA\_D(ADC)}$	ADC consumption on V_{DDA} Differential mode	$f_s = 2.5$ Msps, resolution = 14 bits	-	970	-	μA
		$f_s = 1$ Msps, resolution = 14 bits	-	550	-	
		$f_s = 10$ ksp/s, resolution = 14 bits	-	130	-	
		$f_s = 2.5$ Msps, resolution = 12 bits	-	940	-	
		$f_s = 2.5$ Msps, resolution = 10 bits	-	840	-	
		$f_s = 2.5$ Msps, resolution = 8bits	-	730	-	
$I_{DDV\_D(ADC)}$	ADC consumption on V_{REF+} Differential mode	$f_s = 2.5$ Msps, resolution = 14 bits	-	140	-	μA
		$f_s = 1$ Msps, resolution = 14 bits	-	80	-	
		$f_s = 10$ ksp/s, resolution = 14 bits	-	13	-	
		$f_s = 2.5$ Msps, resolution = 12 bits	-	140	-	
		$f_s = 2.5$ Msps, resolution = 10 bits	-	140	-	
		$f_s = 2.5$ Msps, resolution = 8bits	-	120	-	

Table 104. 14-bit ADC1 characteristics⁽¹⁾⁽²⁾ (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$I_{DDA\_S(ADC)}$	ADC consumption on V_{DDA} Single-ended mode	$f_s = 2.5$ Msps, resolution = 14 bits	-	980	-	μA
		$f_s = 1$ Msps, resolution = 14 bits	-	550	-	
		$f_s = 10$ ksp/s, resolution = 14 bits	-	130	-	
		$f_s = 2.5$ Msps, resolution = 12 bits	-	900	-	
		$f_s = 2.5$ Msps, resolution = 10 bits	-	840	-	
		$f_s = 2.5$ Msps, resolution = 8bits	-	770	-	
$I_{DDV\_S(ADC)}$	ADC consumption on V_{REF+} Single-ended mode	$f_s = 2.5$ Msps, resolution = 14 bits	-	160	-	μA
		$f_s = 1$ Msps, resolution = 14 bits	-	90	-	
		$f_s = 10$ ksp/s, resolution = 14 bits	-	15	-	
		$f_s = 2.5$ Msps, resolution = 12 bits	-	150	-	
		$f_s = 2.5$ Msps, resolution = 10 bits	-	150	-	
		$f_s = 2.5$ Msps, resolution = 8bits	-	150	-	

- Specified by design. Not tested in production.
- The voltage booster on the ADC switches must be used when $V_{DDA} < 2.4$ V (embedded I/O switches).
- Degraded differential linearity error below 10 MHz.
- Depending on the package, V_{REF+} can be internally connected to V_{DDA} and V_{REF-} can be internally connected to V_{SSA} .
- The tolerance is 4 LSBs for 14-bit resolution, and 2 LSBs for 12-bit, 10-bit and 8-bit resolutions.

The maximum value of R_{AIN} can be found in the table below.

Table 105. Maximum R_{AIN} for 14-bit ADC1⁽¹⁾⁽²⁾ (3)

Resolution	R_{AIN} max (Ω)	Sampling time [ns]	Sampling cycle at 5 MHz	Sampling cycle at 55 MHz
14 bits (2 LSB tolerance)	47	142	5	12
	68	145		
	100	170		

Table 105. Maximum R_{AIN} for 14-bit ADC1^{(1)(2) (3)} (continued)

Resolution	R_{AIN} max (Ω)	Sampling time [ns]	Sampling cycle at 5 MHz	Sampling cycle at 55 MHz
12 bits	47	135	5	12
	68	135		
	100	140		
	150	145		
	220	150		
	330	155		
	470	180		
10 bits	47	128	5	12
	68	130		
	100	132		
	150	134		
	220	140		
	330	146		
	470	160		
	680	176	5	12
	1000	200		20
	1500	240		
	2200	320		
8 bits	47	123	5	12
	68	124		
	100	125		
	150	128		
	220	130		
	330	137		
	470	140		
	680	157		
	1000	178		
	1500	204		
	2200	250		20
	3300	313		
	4700	400		
	6800	546	5	36
	10000	830		68

1. Specified by design. Not tested in production.


2. BOOSTEN and ANASWVDD configured properly according to V_{DD} and V_{DDA} values.

3. Values without external capacitor.

Table 106. 14-bit ADC1 accuracy⁽¹⁾⁽²⁾

Symbol	Parameter	Conditions ⁽³⁾		Min	Typ	Max	Unit
ET	Total unadjusted error	Single ended		-	±25	-	LSB
		Differential		-	±28	-	
EO	Offset error	Single ended		-	±2	±5 ⁽⁴⁾	
		Differential		-	±2	±10 ⁽⁴⁾	
EG	Gain error	Single ended		-	±15	-	
		Differential		-			
ED	Differential linearity error	Single ended	f _{ADC} ≥ 10 MHz	-	-0.9/+1.5	-0.9/+2.5	
		Differential		-			
		Single ended	f _{ADC} < 10 MHz	-	-0.9/+1.5	-1/+3	
		Differential		-			
EL	Integral linearity error	Single ended		-	±2	±5	
		Differential		-			
ENOB	Effective number of bits	Single ended		11	12	-	bits
		Differential		11.8	12.8	-	
SINAD	Signal-to-noise and distortion ratio	Single ended		68	74	-	dB
		Differential		73	78	-	
SNR	Signal-to-noise ratio	Single ended		68	74	-	
		Differential		73	78	-	
THD	Total harmonic distortion	Single ended		-	-84	-80	
		Differential		-	-95	-89	

1. Evaluated by characterization for BGA packages. Not tested in production. The values for LQFP packages may differ.
2. ADC DC accuracy values are measured after the internal calibration.
3. The I/O analog switch voltage booster is enable when $V_{\text{DDA}} < 2.4 \text{ V}$ (BOOSTEN = 1 in SYSCFG_CFGR1 when $V_{\text{DDA}} < 2.4 \text{ V}$). The booster is disabled when $V_{\text{DDA}} \geq 2.4 \text{ V}$. Resolution = 14 bits, no oversampling.
4. This parameter may degrade in case of digital activity on adjacent I/Os.

$$[1\text{LSB} = \frac{V_{\text{REF}+}}{2^n} \text{ (or } \frac{V_{\text{DDA}}}{2^n} \text{)}]$$


The diagram illustrates a sample-and-hold ADC converter circuit. The input signal, labeled I/O analog switch, is connected to the input of the **Sample-and-hold ADC converter** block. This block contains a **Sampling switch with multiplexing** and a **Converter**. The input of the sampling switch is connected to $V_{DDA}^{(4)}$ and $V_{REF+}^{(4)}$. The output of the sampling switch is connected to the **Converter** block. The output of the converter is connected to V_{SSA} through a capacitor C_{ADC} . The input of the converter is connected to V_{SS} through a resistor R_{ADC} . The input of the sampling switch is also connected to V_{SS} through a capacitor $C_{parasitic}^{(2)}$. The input of the sampling switch is also connected to V_{SS} through a diode $I_{lkg}^{(3)}$. The input of the sampling switch is also connected to V_{SS} through a diode $I_{lkg}^{(3)}$. The input of the sampling switch is also connected to V_{SS} through a diode $I_{lkg}^{(3)}$.

MSv67871V3

- The power-supply decoupling must be performed as shown in the corresponding power-supply scheme. The 100 nF capacitor must be ceramic (good quality) and must be placed as close as possible to the chip.

5.3.19 12-bit analog-to-digital converter (ADC4) characteristics

Unless otherwise specified, the parameters given in the table below are values derived from tests performed under ambient temperature, f_{HCLK} frequency and V_{DDA} supply voltage conditions summarized in [Table 33](#).

Note: *It is recommended to perform a calibration after each power-up.*

Table 107. 12-bit ADC4 characteristics⁽¹⁾⁽²⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V _{DDA}	Analog power supply for ADC ON	-	1.62	-	3.6	V
V _{REF+}	Positive reference voltage	-	1	-	V _{DDA}	
V _{REF-}	Negative reference voltage	-	V _{SSA}			
f _{ADC}	ADC clock frequency	1.62 V ≤ V _{DDA} ≤ 3.6 V	0.14	-	55	MHz
	ADC clock duty cycle	-	45	-	55	%
f _s	Sampling rate	Resolution = 12 bits	0.01	-	2.75	Msp/s
		Resolution = 10 bits	0.012	-	3.05	
		Resolution = 8 bits	0.014	-	3.43	
		Resolution = 6 bits	0.0175	-	3.92	
t _{TRIG}	External trigger period	Resolution = 12 bits	16	-	-	1/f _{ADC}
V _{AIN} ⁽³⁾	Conversion voltage range	-	0	-	V _{REF+}	V
R _{AIN} ⁽⁴⁾	External input impedance T _j = 130 °C	Resolution = 12 bits	-	-	2.2	kΩ
		Resolution = 10 bits	-	-	6.8	
		Resolution = 8 bits	-	-	33.0	
		Resolution = 6 bits	-	-	47.0	
C _{ADC}	Internal sample and hold capacitor	-	-	5	-	pF
t _{ADCVREG_STUP}	ADC LDO startup ready flag time	-	-	-	25	μs
t _{STAB}	ADC power-up time	LDO already started	(3 × 1/f _{ADC}) + 1 conversion			Cycle
t _{OFF_CAL}	Offset calibration time	-	82			1/f _{ADC}
t _{LATR}	Trigger conversion latency	WAIT = 0, AUTOFF = 0, DPD = 0, f _{ADC} = HCLK	4			
		WAIT = 0, AUTOFF = 0, DPD = 0, f _{ADC} = HCLK/2	4			
		WAIT = 0, AUTOFF = 0, DPD = 0, f _{ADC} = HCLK/4	3.75			
t _s	Sampling time	-	1.5	-	814.5	

Table 107. 12-bit ADC4 characteristics⁽¹⁾⁽²⁾ (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
t_{CONV}	Total conversion time (including sampling time)	Resolution = N bits, VREFPROTEN = 0	$t_s + N + 0.5$			$1/f_{\text{ADC}}$
		Resolution = N bits, VREFPROTEN = 1 VREFSECSMP = 0	$t_s + N + 0.5$	-	$t_s + N + 1.5$	
		Resolution = N bits, VREFPROTEN = 1 VREFSECSMP = 1	$t_s + N + 0.5$	-	$t_s + N + 2.5$	
$I_{\text{DDA(ADC)}}$	ADC consumption on V_{DDA}	$f_s = 2.5 \text{ Msps}$	-	360	-	μA
		$f_s = 1 \text{ Msps}$	-	180	-	
		$f_s = 10 \text{ ksps}$	-	10	-	
		AUTOFF = 1, DPD = 0, no conversion	-	9	-	
		AUTOFF = 1, DPD = 1, no conversion	-	0.1	-	
$I_{\text{DDV(ADC)}}$	ADC consumption on $V_{\text{REF+}}$	$f_s = 2.5 \text{ Msps}$	-	18	-	
		$f_s = 1 \text{ Msps}$	-	10.2	-	
		$f_s = 10 \text{ ksps}$	-	0.12	-	
		AUTOFF = 1, DPD = 0, no conversion	-	0.01	-	
		AUTOFF = 1, DPD = 1, no conversion	-	0.01	-	

1. Specified by design. Not tested in production.

2. The voltage booster on the ADC switches must be used when $V_{\text{DDA}} < 2.4 \text{ V}$ (embedded I/O switches).

3. Depending on the package, $V_{\text{REF+}}$ can be internally connected to V_{DDA} and $V_{\text{REF-}}$ can be internally connected to V_{SSA} .

4. The tolerance is 2 LSBs.

The maximum value of R_{AIN} can be found in the table below.

Table 108. Maximum R_{AIN} for 12-bit ADC4⁽¹⁾⁽²⁾⁽³⁾

Resolution	R _{AIN} max (Ω)	Sampling time [ns]	Sampling cycle at 35 MHz	Sampling cycle at 55 MHz
12 bits	47	276	12.5	19.5
	68	288		
	100	306		
	150	336		
	220	377	19.5	39.5
	330	442		
	470	526		
	680	650	39.5	79.5
	1000	840		
	1500	1134		
	2200	1643	79.5	814.5
	3300	2395	814.5	
	4700	3342		
	6800	4754		
	10000	6840		
	15000	9967		
	22000	14068		
	33000	19933	N/A	
10 bits	47	86	3.5	7.5
	68	90		
	100	95		
	150	108	7.5	
	220	116		
	330	136		
	470	161		
	680	212	12.5	
	1000	276	12.5	19.5
	1500	376	19.5	39.5
	2200	516		79.5
	3300	735	39.5	
	4700	1012		
	6800	1423	79.5	814.5

Table 108. Maximum R_{AIN} for 12-bit ADC4⁽¹⁾⁽²⁾⁽³⁾ (continued)

Resolution	R _{AIN} max (Ω)	Sampling time [ns]	Sampling cycle at 35 MHz	Sampling cycle at 55 MHz
10 bits (cont'd)	10000	2040	814.5	814.5
	15000	2978		
	22000	4356		
	33000	6443		
	47000	8925		
8 bits	47	45	3.5	3.5
	68	46		
	100	48		
	150	53		
	220	59		
	330	69		
	470	81	7.5	7.5
	680	101		
	1000	130		
	1500	177		
	2200	242	12.5	12.5
	3300	345		
	4700	475	19.5	19.5
	6800	670	39.5	
	10000	963	39.5	79.5
	15000	1417		
	22000	2040	79.5	814.5
	33000	2995		
	47000	4158		
6 bits	47	32	1.5	3.5
	68	32		
	100	33		
	150	35		
	220	37		
	330	41		

Table 108. Maximum R_{AIN} for 12-bit ADC4⁽¹⁾⁽²⁾⁽³⁾ (continued)

Resolution	R_{AIN} max (Ω)	Sampling time [ns]	Sampling cycle at 35 MHz	Sampling cycle at 55 MHz
6 bits (cont'd)	470	49	3.5	3.5
	680	61		
	1000	79		
	1500	106	7.5	7.5
	2200	146		
	3300	207		
	4700	286	12.5	19.5
	6800	404	19.5	39.5
	10000	584	39.5	
	22000	1250	79.5	79.5
	33000	1853		814.5
	47000	2607	814.5	

1. Specified by design. Not tested in production.
2. BOOSTEN and ANASWVDD configured properly according to V_{DD} and V_{DDA} values.
3. Values without external capacitor.

Table 109. 12-bit ADC4 accuracy^{(1)(2) (3)}

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
ET	Total unadjusted error	-	-	± 3	± 7.5	LSB
EO	Offset error	-	-	± 2	± 5.5	
EG	Gain error	-	-	± 2	± 6.5	
ED	Differential linearity error	-	-	-0.9/+1	-0.9/+1.5	
EL	Integral linearity error	-	-	± 2	± 3.5	
ENOB	Effective number of bits	-	9.9	10.9	-	bits
SINAD	Signal-to-noise and distortion ratio	-	61.4	67.4	-	dB
SNR	Signal-to-noise ratio	-	61.6	67.5	-	
THD	Total harmonic distortion	-	-	-74	-70	

1. Evaluated by characterization for BGA packages. Not tested in production. The values for LQFP packages may differ.
2. ADC DC accuracy values are measured after the internal calibration.
3. The I/O analog switch voltage booster is enabled when $V_{DDA} < 2.4$ V (BOOSTEN = 1 in SYSCFG_CFGR1 when $V_{DDA} < 2.4$ V). This switch is disabled when $V_{DDA} \geq 2.4$ V. Resolution = 12 bits, no oversampling.

See [Figure 37: ADC accuracy characteristics](#), [Figure 38: Typical connection diagram when using the ADC with FT/TT pins featuring analog switch function](#) and [General PCB design guidelines](#).

5.3.20 Temperature sensor characteristics

Table 110. Temperature sensor characteristics

Symbol	Parameter	Min	Typ	Max	Unit
$T_L^{(1)}$	V_{SENSE} linearity with temperature	-	-	1.3	°C
Avg_Slope ⁽¹⁾	Average slope	2	2.5	3.0	mV/°C
$V_{30}^{(2)}$	Voltage at 30°C (± 1 °C)	700	752	800	mV
$\Delta(V_{continuous} - V_{sampling})^{(3)}$	Difference of voltage between continuous and sampling modes ⁽⁴⁾	-	-	-10/+4	
$t_{START}^{(3)}$ (TS_BUF) ⁽³⁾	Sensor buffer startup time	-	1	10	μs
$t_{S\_temp}^{(3)}$	ADC sampling time when reading the temperature	13	-	-	
$I_{DD(TS)}^{(3)}$	Temperature sensor consumption from V_{DD} , when selected by ADC	-	14	20	μA

1. Evaluated by characterization. Not tested in production.
2. Measured at $V_{REF+} = V_{DDA} = 3.0 V \pm 10 mV$. The V_{30} A/D conversion result is stored in the TS_CAL1 byte. Refer to [Table 16: Temperature sensor calibration values](#).
3. Specified by design. Not tested in production.
4. The temperature sensor is in continuous mode when the regulator is in range 1, 2 or 3. The temperature sensor is in sampling mode when the regulator is in range 4, or when the device is in Stop 1 or Stop 2 mode.

5.3.21 V_{CORE} monitoring characteristics

Table 111. V_{CORE} monitoring characteristics⁽¹⁾

Symbol	Parameter	Min	Typ	Max	Unit
t_{S_VCORE}	ADC sampling time when reading the V_{CORE} voltage	1	-	-	μs

1. Specified by design. Not tested in production.

5.3.22 V_{BAT} monitoring characteristics

Table 112. V_{BAT} monitoring characteristics⁽¹⁾

Symbol	Parameter	Min	Typ	Max	Unit
R	Resistor bridge for V_{BAT}	-	4×25.6	-	k Ω
Q	Ratio on V_{BAT} measurement	-	4	-	-
$E_r^{(2)}$	Error on Q	-5	-	5	%
$t_{S\_VBAT}^{(2)}$	ADC sampling time when reading the V_{BAT}	5	-	-	μs

1. $1.58 V \leq V_{BAT} \leq 3.6 V$
2. Specified by design. Not tested in production.

Table 113. V_{BAT} charging characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
R _{BC}	Battery charging resistor	VBRS = 0	-	5	-	kΩ
		VBRS = 1	-	1.5	-	

5.3.23 Digital-to-analog converter characteristics

Table 114. DAC characteristics⁽¹⁾

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
V _{DDA}	Analog supply voltage for DAC ON	-		1.6	-	3.6	V
V _{REF+}	Positive reference voltage	-		1.6	-	V _{DDA}	
V _{REF-}	Negative reference voltage	-		-	V _{SSA}	-	
R _L	Resistive load	DAC output buffer ON	connected to V _{SSA}	5	-	-	kΩ
			connected to V _{DDA}	25	-	-	
R _O	Output impedance	DAC output buffer OFF		10	13	16	
R _{BON}	Output impedance sample and hold mode, output buffer ON	V _{DDA} = 2.7 V		-	-	1.5	
		V _{DDA} = 2.0 V		-	-	2.5	
R _{BOFF}	Output impedance sample and hold mode, output buffer OFF	V _{DDA} = 2.7 V		-	-	16.5	
		V _{DDA} = 2.0 V		-	-	17.5	
C _L	Capacitive load	DAC output buffer OFF		-	-	50	pF
C _{SH}		Sample and hold mode		-	0.1	1	μF
V _{DAC_OUT}	Voltage on DAC_OUT output	DAC output buffer ON		0.2	-	V _{DDA} - 0.2	V
		DAC output buffer OFF		0	-	V _{REF+}	
t _{SETTLING}	Settling time (full scale: for a 12-bit code transition between the lowest and the highest input codes when DAC_OUT reaches the final value of ±0.5 LSB, ±1 LSB, ±2 LSB, ±4 LSB, or ±8 LSB)	Normal mode DAC output buffer ON C _L ≤ 50 pF, R _L ≥ 5 kΩ	±0.5 LSB	-	2.05	3.05	μs
			±1 LSB	-	1.90	3	
			±2 LSB	-	1.85	2.85	
			±4 LSB	-	1.80	2.8	
			±8 LSB	-	1.75	2.65	
		Normal mode DAC output buffer OFF, ±1 LSB, C _L = 10 pF		-	1.7	3	
t _{WAKEUP} ⁽²⁾	Wakeup time from off state (setting the ENx bit in the DAC control register) until the final value ±1 LSB	Normal mode DAC output buffer ON C _L ≤ 50 pF, R _L = 5 kΩ		-	4.2	7.5	μs
		Normal mode DAC output buffer OFF, C _L ≤ 10 pF		-	2	5	

Table 114. DAC characteristics⁽¹⁾ (continued)


Symbol	Parameter	Conditions		Min	Typ	Max	Unit
PSRR	DC V_{DDA} supply rejection ratio	Normal mode DAC output buffer ON $C_L \leq 50$ pF, $R_L = 5$ k Ω		-	-80	-28	dB
t_{SAMP}	Sampling time in sample and hold mode, $C_{SH} = 100$ nF (code transition between the lowest input code and the highest input code when DACOUT reaches the final value ± 1 LSB)	DAC_OUT pin connected	DAC output buffer ON, $C_{SH} = 100$ nF	-	0.7	1.9	ms
			DAC output buffer OFF, $C_{SH} = 100$ nF	-	10.5	15	
		DAC_OUT pin not connected (internal connection only)	DAC output buffer OFF	-	2	8	μ s
I_{leak}	Output leakage current	-		-	-	(3)	nA
$C_{l_{int}}$	Internal sample and hold capacitor	-		7	9.2	11	pF
t_{TRIM}	Middle code offset trim time	DAC output buffer ON		50	-	-	μ s
V_{offset}	Middle code offset for 1 trim code step	$V_{REF+} = 3.6$ V		-	1520	-	μ V
		$V_{REF+} = 1.6$ V		-	680	-	
$I_{DDA(DAC)}$	DAC consumption from V_{DDA}	DAC output buffer ON	No load, middle code (0x800)	-	330	510	μ A
			No load, worst code (0xF1C)	-	470	680	
		DAC output buffer OFF	No load, middle/worst code (0x800)	-	-	0.3	
		Sample and hold mode, $C_{SH} = 100$ nF		-	$330 \times T_{ON} / (T_{ON} + T_{OFF}^{(4)})$	$680 \times T_{ON} / (T_{ON} + T_{OFF}^{(4)})$	

Table 114. DAC characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
I _{DDV(DAC)}	DAC consumption from V _{REF+}	DAC output buffer ON	No load, middle code (0x800)	-	170	240	μA
			No load, worst code (0x0E4)	-	300	400	
		DAC output buffer OFF	No load, middle/worst code (0x800)	-	145	180	
		Sample and hold mode, buffer ON, C _{SH} = 100 nF (worst code)		-	$170 \times T_{ON} / (T_{ON} + T_{OFF(4)})$	$400 \times T_{ON} / (T_{ON} + T_{OFF(4)})$	
		Sample and hold mode, buffer OFF, C _{SH} = 100 nF (worst code)		-	$145 \times T_{ON} / (T_{ON} + T_{OFF(4)})$	$180 \times T_{ON} / (T_{ON} + T_{OFF(4)})$	

- Specified by design. Not tested in production.
- In buffered mode, the output can overshoot above the final value for low input code (starting from the minimum value).
- Refer to [Table 94: I/O static characteristics](#).
- T_{ON} is the refresh phase duration. T_{OFF} is the hold phase duration (see the product reference manual for more details).

Figure 39. 12-bit buffered/non-buffered DAC

Table 115. DAC accuracy⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
DNL	Differential non-linearity ⁽²⁾	DAC output buffer ON	-	-	±2	LSB
		DAC output buffer OFF	-	-	±2	
-	Monotonicity	10 bits	guaranteed			-
INL	Integral non-linearity ⁽³⁾	DAC output buffer ON, C _L ≤ 50 pF, R _L ≥ 5 kΩ	-	-	±4	LSB
		DAC output buffer OFF, C _L ≤ 50 pF, no R _L	-	-	±4	

Table 115. DAC accuracy⁽¹⁾ (continued)

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
Offset	Offset error at code 0x800 ⁽³⁾	DAC output buffer OFF, C _L ≤ 50 pF, no R _L		-	-	±8	LSB
Offset1	Offset error at code 0x001 ⁽⁴⁾	DAC output buffer OFF, C _L ≤ 50 pF, no R _L		-	-	±5	
OffsetCal	Offset error at code 0x800 ⁽³⁾ after calibration	DAC output buffer ON, C _L ≤ 50 pF, R _L ≥ 5 kΩ	V _{REF+} = 3.6 V	-	-	±5	
			V _{REF+} = 1.6 V	-	-	±5	
Gain	Gain error ⁽⁵⁾	DAC output buffer ON, C _L ≤ 50 pF, R _L ≥ 5 kΩ		-	-	±0.5	%
		DAC output buffer OFF, C _L ≤ 50 pF, no R _L		-	-	±0.5	
TUE	Total unadjusted error	DAC output buffer OFF, C _L ≤ 50 pF, no R _L		-	-	±10	LSB
		DAC output buffer ON, C _L ≤ 50 pF, R _L ≥ 5 kΩ, after calibration		-	-	±14	
SNR	Signal-to-noise ratio ⁽⁶⁾	DAC output buffer ON, C _L ≤ 50 pF, R _L ≥ 5 kΩ, 1 kHz, BW = 500 kHz		-	70.6	-	dB
		DAC output buffer OFF, C _L ≤ 50 pF, no R _L , 1 kHz, BW = 500 kHz		-	72	-	
THD	Total harmonic distortion ⁽⁶⁾	DAC output buffer ON, C _L ≤ 50 pF, R _L ≥ 5 kΩ, 1 kHz		-	-79	-	
		DAC output buffer OFF, C _L ≤ 50 pF, no R _L , 1 kHz		-	-81	-	
SINAD	Signal-to-noise and distortion ratio ⁽⁶⁾	DAC output buffer ON, C _L ≤ 50 pF, R _L ≥ 5 kΩ, 1 kHz		-	70.1	-	
		DAC output buffer OFF, C _L ≤ 50 pF, no R _L , 1 kHz		-	71.5	-	
ENOB	Effective number of bits	DAC output buffer ON, C _L ≤ 50 pF, R _L ≥ 5 kΩ, 1 kHz		-	11.3	-	bits
		DAC output buffer OFF, C _L ≤ 50 pF, no R _L , 1 kHz		-	11.6	-	

1. Specified by design. Not tested in production.

2. Difference between two consecutive codes minus 1 LSB.

3. Difference between the value measured at code i and the value measured at code i on a line drawn between code 0 and last code 4095.

4. Difference between the value measured at code (0x001) and the ideal value.

5. Difference between the ideal transfer-function slope and the measured slope computed from code 0x000 and 0xFFFF when the buffer is OFF, and from code giving 0.2 V and ($V_{REF+} - 0.2$ V) when the buffer is ON.

6. Signal is -0.5 dBFS with $F_{sampling} = 1$ MHz.

5.3.24 Voltage reference buffer characteristics

Table 116. VREFBUF characteristics⁽¹⁾

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
V_{DDA}	Analog supply voltage	Normal mode	VRS = 000	1.8	-	3.6	V
			VRS = 001	2.1	-		
			VRS = 010	2.4	-		
			VRS = 011	2.8	-		
		Degraded mode ⁽²⁾	VRS = 000	1.62	-	1.8	
			VRS = 001		-	2.1	
			VRS = 010		-	2.4	
			VRS = 011		-	2.8	
$V_{REFBUF\_OUT(3)}$	Voltage reference buffer output	Normal mode at $V_{DDA} = 3\text{ V}$, $T_J = 30\text{ °C}$, $I_{load} = 10\text{ }\mu\text{A}$	VRS = 000	1.496	1.5	1.504	V
			VRS = 001	1.795	1.8	1.805	
			VRS = 010	2.042	2.048	2.054	
			VRS = 011	2.493	2.5	2.507	
		Degraded mode ⁽²⁾	VRS = 000	Min ($V_{DDA} - 0.15$; 1.496)	-	1.504	
			VRS = 001	Min ($V_{DDA} - 0.15$; 1.795)	-	1.805	
			VRS = 010	Min ($V_{DDA} - 0.15$; 2.042)	-	2.054	
			VRS = 011	Min ($V_{DDA} - 0.15$; 2.493)	-	2.507	
TRIM	Trim step	-	-	0.1	0.175	0.25	%
C_L	Load capacitor ⁽⁴⁾	-	-	0.5	1.10	1.50	μF
esr	C_L equivalent serial resistor	-	-	-	-	2	Ω
I_{load}	Static load current	-	-	-	-	4	mA
R_{PD}	Pull-down resistance	-	-	-	-	400	Ω
I_{line_reg}	Line regulation	$V_{DDAmin} \leq V_{DDA} \leq 3.6\text{ V}$, Normal mode, $500\text{ }\mu\text{A} \leq I_{load} \leq 4\text{ mA}$		± 0.016	± 0.033	± 0.053	%
I_{load_reg}	Load regulation ⁽⁵⁾	Normal mode, $500\text{ }\mu\text{A} \leq I_{load} \leq 4\text{ mA}$		-	50	400	ppm/mA
T_{Coeff}	Temperature coefficient	$-40\text{ °C} < T_J < +130\text{ °C}$		-	-	$T_{coeff\_vrefint} + 50$	ppm/°C
PSRR	Power supply rejection	DC		-	65	-	dB
		100 kHz		-	30	-	

Table 116. VREFBUF characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
t_{START}	Startup time	$C_L = 0.5 \mu\text{F}$	-	110	200	μs
		$C_L = 1.1 \mu\text{F}$	-	240	350	
		$C_L = 1.5 \mu\text{F}$	-	320	500	
I_{INRUSH}	Control of DC current drive on $V_{\text{REFBUF\_OUT}}$ during startup phase ⁽⁶⁾	-	-	8	11	mA
I_{DDA} (V_{REFBUF})	VREFBUF consumption from V_{DDA}	$I_{\text{load}} = 0 \mu\text{A}$	-	14	18	μA
		$I_{\text{load}} = 500 \mu\text{A}$	-	16	20	
		$I_{\text{load}} = 4 \text{ mA}$	-	42	50	

- Specified by design and not tested in production, unless otherwise specified.
- In degraded mode, the voltage reference buffer can not accurately maintain the output voltage (V_{DDA} - drop voltage).
- Evaluated by characterization. Not tested in production.
- The capacitive load must include a 100 nF capacitor in order to cut off the high-frequency noise.
- The load regulation value only takes into account the die and package resistance. The parasitic resistance on PCB degrades this value.
- To correctly control the VREFBUF inrush current during startup phase and scaling change, the V_{DDA} voltage must be in the range of [1.8 V-3.6 V], [2.1 V-3.6 V], [2.4 V-3.6 V] and [2.8 V-3.6 V] for VRS = 000, 001, 010 and 011 respectively.





Figure 40. $V_{\text{REFBUF\_OUT}}$ versus temperature (VRS = 000)

Figure 41. $V_{\text{REFBUF\_OUT}}$ versus temperature (VRS = 001)Figure 42. $V_{\text{REFBUF\_OUT}}$ versus temperature (VRS = 010)Figure 43. $V_{\text{REFBUF\_OUT}}$ versus temperature (VRS = 011)

5.3.25 Comparator characteristics

Table 117. COMP characteristics⁽¹⁾⁽²⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V _{DDA}	Analog supply voltage for COMP ON	-	1.58	-	3.6	V
V _{IN}	Comparator input voltage range	-	0	-	V _{DDA}	
V _{REFINT} ⁽³⁾	Scaler input voltage	-	(3)			
V _{SC}	Scaler offset voltage	-	-	±5	±10	mV
I _{DDA(SCALER)}	Scaler static consumption from V _{DDA}	Scaler bridge disabled ⁽⁴⁾	-	0.20	0.25	μA
		Scaler bridge enabled ⁽⁵⁾	-	0.7	1	
t _{START_SCALER}	Scaler startup time	-	-	130	220	μs
t _{START}	Comparator startup time to reach propagation delay specification	High-speed mode	-	-	5	
		Medium mode	-	-	25	
		Ultra-low-power mode	-	-	80	
t _D ⁽⁶⁾	Propagation delay for 200 mV step with 100 mV overdrive	High-speed mode	-	40	100	ns
		Medium mode	-	0.5	1	μs
		Ultra-low-power mode	-	2	7	
V _{offset}	Comparator offset error	Full common mode range	-	±5	±20	mV
V _{hys}	Comparator hysteresis	No hysteresis	-	0	-	
		Low hysteresis	-	15	-	
		Medium hysteresis	-	30	-	
		High hysteresis	-	45	-	
I _{bias}	Comparator input bias current	-	(7)			nA
I _{DDA(COMP)}	Comparator consumption from V _{DDA}	High-speed mode, static	-	48	90	μA
		High-speed mode, with 50 kHz, ±100 mV overdrive square signal	-	50	-	
		Medium mode, static	-	3	6	
		Medium mode, with 50 kHz, ±100 mV overdrive square signal	-	3.75	-	
		Ultra-low-power mode, static	-	0.3	1	
		Ultra-low-power mode, with 50 kHz, ±100 mV overdrive square signal	-	0.65	-	

1. Specified by design and not tested in production, unless otherwise specified.

2. The input capacitance is negligible compared to the I/O capacitance.

3. Refer to [Table 36: Embedded internal voltage reference](#).

4. No V_{REFINT} division, includes only buffer consumption.

5. V_{REFINT} division, includes resistor bridge and buffer consumption.

6. Evaluated by characterization. Not tested in production.

7. Mostly I/O leakage when used in analog mode. Refer to I_{lkg} parameter in [Table 94: I/O static characteristics](#).

5.3.26 Operational amplifiers characteristics

Table 118. OPAMP characteristics⁽¹⁾⁽²⁾

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
V _{DDA}	Analog supply voltage range for OPAMP ON	-		1.60	-	3.6	V
CMIR	Common mode input range	-		0	-	V _{DDA}	
V _I OFFSET	Input offset voltage	T _J = 30 °C, no load on output, Normal mode		-	-	±3	mV
		T _J = 30 °C, no load on output, Low-power mode		-	-	±3	
		All voltages and temperature, Normal mode		-	-	±7	
		All voltages and temperature, Low-power mode		-	-	±11.5	
ΔV _I OFFSET	Input offset voltage drift over temperature	Normal mode		-	±7	-	μV/°C
		Low-power mode		-	±15	-	
TRIMOFFSETP TRIMLPOFFSETP	Offset trim step at low common input voltage (0.1 × V _{DDA})	-		-	1.05	1.25	mV
TRIMOFFSETN TRIMLPOFFSETN	Offset trim step at high common input voltage (0.9 × V _{DDA})	-		-	1.05	1.25	
I _{LOAD}	Drive current	Normal mode		-	-	500	μA
		Low-power mode		-	-	100	
I _{LOAD_PGA}	Drive current in PGA mode	Normal mode		-	-	450	
		Low-power mode		-	-	50	
R _{LOAD}	Resistive load (connected to VSSA or VDDA)	Normal mode		3.9	-	-	kΩ
		Low-power mode		20	-	-	
C _{LOAD}	Capacitive load	-		-	-	50	pF
CMRR	Common mode rejection ratio	Normal mode		-	79	-	dB
		Low-power mode		-	69	-	
PSRR	Power supply rejection ratio	Normal mode	C _{LOAD} ≤ 50 pF, R _{LOAD} ≥ 3.9 kΩ ⁽³⁾ , DC	35	75	-	dB
		Low-power mode	C _{LOAD} ≤ 50 pF, R _{LOAD} ≥ 20 kΩ ⁽³⁾ , DC	32	69	-	

Table 118. OPAMP characteristics⁽¹⁾⁽²⁾ (continued)

Symbol	Parameter	Conditions		Min	Typ	Max	Unit
GBW	Gain bandwidth product	Normal mode		0.4	2	3.1	MHz
		Low-power mode		0.23	0.5	0.76	
SR ⁽³⁾	Slew rate (from 10% and 90% of output voltage)	Normal mode	Standard speed mode (OPAHSM = 0)	0.5	1	3.2	V/ μ s
		Low-power mode		0.14	0.25	0.75	
		Normal mode	High speed mode (OPAHSM = 1)	1.4	3.2	5.6	
		Low-power mode		0.38	0.82	1.5	
AO	Open loop gain	Normal mode		72	105	-	dB
		Low-power mode		77	106	-	
φ m	Phase margin	Normal mode		54	67	-	°
		Low-power mode		54	65	-	
GM	Gain margin	Normal mode		-	9	-	dB
		Low-power mode		-	17	-	
V _{OHSAT} ⁽³⁾	High saturation voltage	Normal mode	I _{LOAD} max or R _{LOAD} min, Input at V _D DA	V _D DA - 100	-	-	mV
		Low-power mode		V _D DA - 50	-	-	
V _{OLSAT} ⁽³⁾	Low saturation voltage	Normal mode	I _{LOAD} max or R _{LOAD} min, Input at 0 V	-	-	100	
		Low-power mode		-	-	50	
t _{WAKEUP}	Wakeup time from OFF state	Normal mode	C _{LOAD} ≤ 50 pF, R _{LOAD} ≥ 3.9 kΩ, follower config.	-	4	10	μs
		Low-power mode	C _{LOAD} ≤ 50 pF, R _{LOAD} ≥ 20kΩ, follower config.	-	20	40	
I _{bias}	OPAMP input bias current	General purpose input (all packages except UFBGA)		-	-	(4)	nA
		Dedicated input (UFBGA only)	T _J ≤ 75 °C	-	-	7	
			T _J ≤ 85 °C	-	-	9	
			T _J ≤ 105 °C	-	-	18	
			T _J ≤ 125 °C	-	-	25	

Table 118. OPAMP characteristics⁽¹⁾⁽²⁾ (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
PGA gain ⁽³⁾	Non-inverting gain value	PGA_GAIN[1:0] = 00	-	2	-	%
		PGA_GAIN[1:0] = 01	-	4	-	
		PGA_GAIN[1:0] = 10	-	8	-	
		PGA_GAIN[1:0] = 11	-	16	-	
Rnetwork	R2/R1 internal resistance values in non-inverting PGA mode ⁽⁵⁾	PGA gain = 2	-	80/80	-	kΩ/ kΩ
		PGA gain = 4	-	120/40	-	
		PGA gain = 8	-	140/20	-	
		PGA gain = 16	-	150/10	-	
Delta R	Resistance variation (R1 or R2)	-	-18	-	18	%
PGA gain error	PGA gain error	-	-1	-	1	
PGA BW	PGA bandwidth for different non inverting gain	PGA gain = 2	-	GBW/2	-	MHz
		PGA gain = 4	-	GBW/4	-	
		PGA gain = 8	-	GBW/8	-	
		PGA gain = 16	-	GBW/16	-	
en	Voltage noise density	Normal mode At 1 kHz, output loaded with 3.9 kΩ	-	220	-	nV /√Hz
		Low-power mode At 1 kHz, output loaded with 20 kΩ	-	350	-	
		Normal mode At 10 kHz, output loaded with 3.9 kΩ	-	190	-	
		Low-power mode at 10 kHz, output loaded with 20 kΩ	-	210	-	
I _{DDA(OPAMP)}	OPAMP consumption from V _{DDA}	Normal mode no load, quiescent mode, standard speed	-	130	190	μA
		Low-power mode	-	40	58	
		Normal mode no load, quiescent mode, high-speed mode	-	138	205	
		Low-power mode	-	42	60	



1. Specified by design and not tested in production, unless otherwise specified.

2. OPA_RANGE must be set to 1 in OPAMP1_CSR.

3. Evaluated by characterization. Not tested in production.

4. Mostly I/O leakage when used in analog mode. Refer to I_{lkg} parameter in [Table 94: I/O static characteristics](#).

5. R2 is the internal resistance between the OPAMP output and the OPAMP inverting input. R1 is the internal resistance between the OPAMP inverting input and ground. PGA gain = 1 + R2/R1.

Figure 44. OPAMP voltage noise density, normal mode, $R_{LOAD} = 3.9\text{ k}\Omega$ **Figure 45. OPAMP voltage noise density, low-power mode, $R_{LOAD} = 20\text{ k}\Omega$** 

5.3.27 Temperature and Backup domain supply thresholds monitoring

The temperature and Backup domain supply monitoring characteristics are provided in the technical note *STM32U585xx MCUs for PCI products* (TN1333). A NDA is required.

5.3.28 ADF/MDF characteristics

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature, f_{AHB} frequency and V_{DD} supply voltage conditions summarized in [Table 33](#), with the following configuration:

- Output speed set to $\text{OSPEEDRy}[1:0] = 10$
- Capacitive load $C_L = 30 \text{ pF}$
- Measurement points done at $0.5 \times V_{\text{DD}}$ level
- I/O compensation cell activated
- HSLV activated when $V_{\text{DD}} \leq 2.7 \text{ V}$
- Voltage scaling range 1

Refer to [Section 5.3.14: I/O port characteristics](#) for more details on the input/output alternate function characteristics.


Table 119. ADF characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{CCKI}	Input clock frequency via ADF_CCK[1:0] pin, in SLAVE SPI mode	$1.71 \leq V_{\text{DD}} \leq 3.6 \text{ V}$	-	-	25	MHz
f_{CCKO}	Output clock frequency in MASTER SPI mode		-	-	25	
f_{CCKOLF}	Output clock frequency in LF_MASTER SPI mode		-	-	5	
f_{SYMB}	Input symbol rate in Manchester mode		-	-	20	
t_{HCCKI} t_{LCCKI}	ADF_CCK[1:0] input clock high and low time	In SLAVE SPI mode	$2 \times \text{Tadf\_proc\_ck}^{(2)}$	-	-	ns
t_{HCCKO} t_{LCCKO}	ADF_CCK[1:0] output clock high and low time	In MASTER SPI mode	$2 \times \text{Tadf\_proc\_ck}$	-	-	
t_{HCCKOLF} t_{LCCKOLF}	ADF_CCK[1:0] output clock high and low time	In LF_MASTER SPI mode	Tadf_proc_ck	-	-	
t_{SUCCKI}	Data setup time with respect to ADF_CCK[1:0] input	In SLAVE SPI mode: ADF_CCK[1:0] configured in input, measured on rising and falling edge	4.5	-	-	
t_{HDCCKI}	Data hold time with respect to ADF_CCK[1:0] input		1	-	-	ns
t_{SUCCKO}	Data setup time with respect to ADF_CCK[1:0] output	In MASTER SPI mode: ADF_CCK[1:0] configured in output, measured on rising and falling edge	5.5	-	-	
t_{HDCCKO}	Data hold time with respect to ADF_CCK[1:0] output		0	-	-	
t_{SUCCKOLF}	Data setup time with respect to ADF_CCK[1:0] output	In LF_MASTER SPI mode: ADF_CCK[1:0] configured in output, measured on rising and falling edge	19.5	-	-	ns
t_{HDCCKOLF}	Data hold time with respect to ADF_CCK[1:0] output		0	-	-	

1. Evaluated by characterization. Not tested in production.

2. Tadf_proc_ck is the period of the ADF processing clock.

Figure 46. ADF timing diagram

Table 120. MDF characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{CKI}	Input clock frequency via MDF_CKIx pin, in SLAVE SPI mode	$1.71 \leq V_{DD} \leq 3.6 \text{ V}$	-	-	25	MHz
f_{CCKI}	Input clock frequency via MDF_CCK[1:0] pin, in SLAVE SPI mode		-	-	25	
f_{CCKO}	Output clock frequency in MASTER SPI mode		-	-	25	
f_{CCKOLF}	Output clock frequency in LF_MASTER SPI mode		-	-	5	
f_{SYMB}	Input symbol rate in Manchester mode		-	-	20	
t_{HCKI} t_{LCKI}	MDF_CKIx input clock high and low time	In SLAVE SPI mode	$2 \times T_{mdf\_proc\_ck}^{(2)}$	-	-	ns
t_{HCCKI} t_{LCCKI}	MDF_CCK[1:0] input clock high and low time	In SLAVE SPI mode	$2 \times T_{mdf\_proc\_ck}$	-	-	
t_{HCCKO} t_{LCCKO}	MDF_CCK[1:0] output clock high and low time	In MASTER SPI mode	$2 \times T_{mdf\_proc\_ck}$	-	-	
$t_{HCCKOLF}$ $t_{LCCKOLF}$	MDF_CCK[1:0] output clock high and low time	In LF_MASTER SPI mode	$T_{mdf\_proc\_ck}$	-	-	


Table 120. MDF characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
t_{SUCKI}	Data setup time with respect to MDF_CK1x input	In SLAVE SPI mode, measured on rising and falling edge	1.5	-	-	ns
t_{HDCKI}	Data hold time with respect to MDF_CK1x input		0	-	-	
t_{SUCCKI}	Data setup time with respect to MDF_CCK[1:0] input	In SLAVE SPI mode: MDF_CCK[1:0] configured in input, measured on rising and falling edge	1.5	-	-	
t_{HDCKI}	Data hold time with respect to MDF_CCK[1:0] input		0.5	-	-	
t_{SUCCKO}	Data setup time with respect to MDF_CCK[1:0] output	In MASTER SPI mode: MDF_CCK[1:0] configured in output, measured on rising and falling edge	3.5	-	-	
t_{HDCKO}	Data hold time with respect to MDF_CCK[1:0] output		1.5	-	-	
t_{SUCCKOLF}	Data setup time with respect to MDF_CCK[1:0] output	In LF_MASTER SPI mode, MDF_CCK[1:0] configured in output, measured on rising and falling edge	19.5	-	-	
t_{HDCKOLF}	Data hold time with respect to MDF_CCK[1:0] output		0	-	-	

1. Evaluated by characterization. Not tested in production.

2. $T_{\text{mdf\_proc\_ck}}$ is the period of the MDF processing clock.

Figure 47. MDF timing diagram



MSv69125V1

5.3.29 DCMI characteristics

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature, f_{HCLK} frequency and V_{DD} supply voltage summarized in [Table 33](#), with the following configuration:


- DCMI_PIXCLK polarity: falling
- DCMI_VSYNC and DCMI_HSYNC polarity: high
- Data formats: 14 bits
- Capacitive load $C_L = 30$ pF
- Measurement points done at $0.5 \times V_{DD}$ level
- I/O compensation cell activated
- HSLV activated when $V_{DD} \leq 2.7$ V
- Voltage scaling range 1

Table 121. DCMI characteristics⁽¹⁾

Symbol	Parameter	Min	Max	Unit
-	Frequency ratio DCMI_PIXCLK/ f_{HCLK}	-	0.4	-
DCMI_PIXCLK	Pixel clock input	-	64	MHz
D_PIXEL	Pixel clock input duty cycle	30	70	%
$t_{su}(DATA)$	Data input setup time	2	-	ns
$t_h(DATA)$	Data input hold time	1	-	
$t_{su}(HSYNC)$ $t_{su}(VSYNC)$	DCMI_HSYNC and DCMI_VSYNC input setup times	2	-	
$t_h(HSYNC)$ $t_h(VSYNC)$	DCMI_HSYNC and DCMI_VSYNC input hold times	1	-	

1. Evaluated by characterization. Not tested in production.

Figure 48. DCMI timing diagram



5.3.30 PSSI characteristics

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature, f_{HCLK} frequency and V_{DD} supply voltage summarized in [Table 33](#), with the following configuration:

- PSSI_PDCK polarity: falling
- PSSI_RDY and PSSI_DE polarity: low
- Bus width: 16 lines
- Data width: 32 bits
- Capacitive load $C_L = 30$ pF
- Measurement points done at $0.5 \times V_{DD}$ level
- I/O compensation cell activated
- HSLV activated when $V_{DD} \leq 2.7$ V
- Voltage scaling range 1

Table 122. PSSI transmit characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
-	Frequency ratio DCMI_PDCK/ f_{HCLK}	-	-	0.4	-
PSSI_PDCK	PSSI clock input	$2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	-	64 ⁽²⁾	MHz
		$1.71\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	-	47 ⁽²⁾	
D_PIXEL	PSSI clock input duty cycle	-	30	70	%
$t_{OV(DATA)}$	Data output valid time	$2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	-	14	ns
		$1.71\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	-	21	
$t_{OH(DATA)}$	Data output hold time	$1.71\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	7	-	
$t_{OV(DE)}$	DE output valid time		-	12.5	
$t_{OH(DE)}$	DE output hold time		6	-	
$t_{SU(RDY)}$	RDY input setup time	$1.71\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	0	-	
$t_{H(RDY)}$	RDY input hold time		0	-	

1. Evaluated by characterization. Not tested in production.

2. This maximal frequency does not consider receiver setup and hold timings.

Table 123. PSSI receive characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
-	Frequency ratio DCMI_PDCK/ f_{HCLK}	-	-	0.4	-
PSSI_PDCK	PSSI clock input	$1.71\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	-	64	MHz
D_PIXEL	PSSI clock input duty cycle	-	30	70	%

Table 123. PSSI receive characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Min	Max	Unit
$t_{SU(DATA)}$	Data input setup time	$1.71\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	2	-	ns
$t_{H(DATA)}$	Data input hold time		1.5	-	
$t_{SU(DE)}$	DE input setup time		0.5	-	
$t_{H(DE)}$	DE input hold time		2	-	
$t_{OV(RDY)}$	RDY output valid time		-	12	
$t_{OH(RDY)}$	RDY output hold time		6	-	

1. Evaluated by characterization. Not tested in production.

Figure 49. PSSI receive timing diagram





Figure 50. PSSI transmit timing diagram



5.3.31 Timer characteristics

The parameters given in the following tables are specified by design, not tested in production.

Refer to [Section 5.3.14: I/O port characteristics](#) for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Table 124. TIMx⁽¹⁾ characteristics

Symbol	Parameter	Conditions	Min	Max	Unit
$t_{res(TIM)}$	Timer resolution time	-	1	-	$t_{TIMxCLK}$
		$f_{TIMxCLK} = 160 \text{ MHz}$	6.25	-	ns
f_{EXT}	Timer external clock frequency on CH1 to CH4	-	0	$f_{TIMxCLK}/2$	MHz
		$f_{TIMxCLK} = 160 \text{ MHz}$	0	80	
Res_{TIM}	Timer resolution	TIMx (except TIM2/3/4/5)	-	16	bit
		TIM2/3/4/5	-	32	
$t_{COUNTER}$	16-bit counter clock period	-	1	65536	$t_{TIMxCLK}$
		$f_{TIMxCLK} = 160 \text{ MHz}$	0.007	409.6	μs
t_{MAX_COUNT}	Maximum possible count with 32-bit counter	-	-	65536×65536	$t_{TIMxCLK}$
		$f_{TIMxCLK} = 160 \text{ MHz}$	-	26.843	s

1. TIMx is used as a general term in which x stands for 1,2,3,4,5,6,7,8,15,16 or 17.

Table 125. IWDG min/max timeout period at 32 kHz (LSI)⁽¹⁾

Prescaler divider	PR[2:0] bits	Min timeout RL[11:0] = 0x000	Max timeout RL[11:0] = 0xFFFF	Unit
/4	0	0.125	512	ms
/8	1	0.250	1024	
/16	2	0.500	2048	
/32	3	1.0	4096	
/64	4	2.0	8192	
/128	5	4.0	16384	
/256	6 or 7	8.0	32768	

1. The exact timings still depend on the phasing of the APB interface clock versus the LSI clock, so that there is always a full RC period of uncertainty.

Table 126. WWDG min/max timeout value at 160 MHz (PCLK)

Prescaler	WDGTB	Min timeout value	Max timeout value	Unit
1	0	0.025	1.638	ms
2	1	0.051	3.276	
4	2	0.102	6.553	
8	3	0.204	13.107	
16	4	0.409	26.214	
32	5	0.819	52.428	
46	6	1.177	75.366	
128	7	3.276	209.715	

5.3.32 FSMC characteristics

Unless otherwise specified, the parameters given in the tables below are derived from tests performed under the ambient temperature, f_{HCLK} frequency and V_{DD} supply voltage conditions summarized in [Table 33](#), with the following configuration:

- Output speed set to OSPEEDRy[1:0] = 10
- Capacitive load C_L = 30 pF
- Measurement points done at $0.5 \times V_{DD}$ level
- I/O compensation cell activated
- HSLV activated when $V_{DD} \leq 2.7$ V
- Voltage scaling range 1

Refer to [Section 5.3.14: I/O port characteristics](#) for more details on the input/output characteristics.

Asynchronous waveforms and timings

Figure 51 to Figure 54 represent asynchronous waveforms and Table 127 to Table 134 provide the corresponding timings. The results shown in these tables are obtained with the following FMC configuration:

- AddressSetupTime (ADDSET) = 0x1
- AddressHoldTime (ADDHLD) = 0x1
- ByteLaneSetup (NBLSET) = 0x1
- DataSetupTime (DATAST) = 0x1 (except for asynchronous NWAIT mode, DataSetupTime = 0x5)
- DataHoldTime (DATAHLD) = 0x1 (0x0 for write operation)
- BusTurnAroundDuration = 0x0
- Capacitive load $C_L = 30$ pF

In all timing tables, the T_{HCLK} is the HCLK clock period.

Figure 51. Asynchronous non-multiplexed SRAM/PSRAM/NOR read waveforms




Table 127. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
$t_{w(NE)}$	FMC_NE low time	$3 \times t_{HCLK} - 1$	$3 \times t_{HCLK} + 1$	ns
$t_{v(NOE\_NE)}$	FMC_NEx low to FMC_NOE low	0	5	
$t_{w(NOE)}$	FMC_NOE low time	$2 \times t_{HCLK} - 1$	$2 \times t_{HCLK} + 1$	
$t_{h(NE\_NOE)}$	FMC_NOE high to FMC_NE high hold time	T_{HCLK}	-	
$t_{v(A\_NE)}$	FMC_NEx low to FMC_A valid	-	1.5	
$t_{h(A\_NOE)}$	Address hold time after FMC_NOE high	$2 \times t_{HCLK} - 1$	-	
$t_{su(Data\_NE)}$	Data to FMC_NEx high setup time	$t_{HCLK} + 15$	-	
$t_{su(Data\_NOE)}$	Data to FMC_NOEx high setup time	15	-	
$t_{h(Data\_NOE)}$	Data hold time after FMC_NOE high	0	-	
$t_{h(Data\_NE)}$	Data hold time after FMC_NEx high	0	-	
$t_{v(NADV\_NE)}$	FMC_NEx low to FMC_NADV low	-	1.5	
$t_{w(NADV)}$	FMC_NADV low time	-	$T_{HCLK} + 1$	

1. Evaluated by characterization. Not tested in production.


Table 128. Asynchronous non-multiplexed SRAM/PSRAM/NOR read-NWAIT timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
$t_{w(NE)}$	FMC_NE low time	$8 \times t_{HCLK} - 1$	$8 \times t_{HCLK} + 1$	ns
$t_{w(NOE)}$	FMC_NWE low time	$7 \times t_{HCLK} - 1$	$7 \times t_{HCLK} + 1$	
$t_{w(NWAIT)}$	FMC_NWAIT ⁽²⁾ low time	t_{HCLK}	-	
$t_{su(NWAIT\_NE)}$	FMC_NWAIT valid before FMC_NEx high	$5 \times t_{HCLK} + 9.5$	-	
$t_{h(NE\_NWAIT)}$	FMC_NEx hold time after FMC_NWAIT invalid	$4 \times t_{HCLK} + 10$	-	

1. Evaluated by characterization. Not tested in production.

2. NWAIT pulse is equal to one HCLK cycle.

Figure 52. Asynchronous non-multiplexed SRAM/PSRAM/NOR write waveforms

Table 129. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
$t_w(NE)$	FMC_NE low time	$3 \times t_{HCLK} - 1$	$3 \times t_{HCLK} + 1$	ns
$t_v(NWE\_NE)$	FMC_NEx low to FMC_NWE low	$t_{HCLK} - 1$	$t_{HCLK} + 1$	
$t_w(NWE)$	FMC_NWE low time	$t_{HCLK} - 0.5$	$t_{HCLK} + 0.5$	
$t_h(NE\_NWE)$	FMC_NWE high to FMC_NE high hold time	t_{HCLK}	-	
$t_v(A\_NE)$	FMC_NEx low to FMC_A valid	-	1	
$t_h(A\_NWE)$	Address hold time after FMC_NWE high	$t_{HCLK} - 0.5$	-	
$t_v(BL\_NE)$	FMC_NEx low to FMC_BL valid	-	0.5	
$t_h(BL\_NWE)$	FMC_BL hold time after FMC_NWE high	$t_{HCLK} - 0.5$	-	
$t_v(Data\_NE)$	FMC_NEx low to Data valid	-	$t_{HCLK} + 2$	
$t_h(Data\_NWE)$	Data hold time after FMC_NWE high	t_{HCLK}	-	
$t_v(NADV\_NE)$	FMC_NEx low to FMC_NADV low	-	2	
$t_w(NADV)$	FMC_NADV low time	-	$t_{HCLK} + 1$	

1. Evaluated by characterization. Not tested in production.

Table 130. Asynchronous non-multiplexed SRAM/PSRAM/NOR write-NWAIT timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
$t_{w(NE)}$	FMC_NE low time	$8 \times t_{HCLK} - 1$	$8 \times t_{HCLK} + 1$	ns
$t_{w(NWE)}$	FMC_NWE low time	$6 \times t_{HCLK} - 1$	$6 \times t_{HCLK} + 1$	
$t_{su(NWAIT\_NE)}$	FMC_NWAIT ⁽²⁾ valid before FMC_NEx high	$5 \times t_{HCLK} + 13$	-	
$t_h(NE\_NWAIT)$	FMC_NEx hold time after FMC_NWAIT invalid	$4 \times t_{HCLK} + 12$	-	

1. Evaluated by characterization. Not tested in production.

2. NWAIT pulse is equal to one HCLK cycle.


Figure 53. Asynchronous multiplexed PSRAM/NOR read waveforms

Table 131. Asynchronous multiplexed PSRAM/NOR read timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
$t_{w(NE)}$	FMC_NE low time	$3 \times t_{HCLK} - 1$	$3 \times t_{HCLK} + 1$	ns
$t_{v(NOE\_NE)}$	FMC_NEx low to FMC_NOE low	0	5	
$t_{w(NOE)}$	FMC_NOE low time	$2 \times t_{HCLK} - 0.5$	$2 \times t_{HCLK} + 0.5$	
$t_{h(NE\_NOE)}$	FMC_NOE high to FMC_NE high hold time	t_{HCLK}	-	
$t_{v(A\_NE)}$	FMC_NEx low to FMC_A valid	-	1.5	
$t_{v(NADV\_NE)}$	FMC_NEx low to FMC_NADV low	0	1.5	
$t_{w(NADV)}$	FMC_NADV low time	$t_{HCLK} - 0.5$	$t_{HCLK} + 1$	
$t_{h(AD\_NADV)}$	FMC_AD(address) valid hold time after FMC_NADV high	$t_{HCLK} - 4$	-	
$t_{h(A\_NOE)}$	Address hold time after FMC_NOE high	$t_{HCLK} - 1$	-	
$t_{su(Data\_NE)}$	Data to FMC_NEx high setup time	$t_{HCLK} + 15$	-	
$t_{su(Data\_NOE)}$	Data to FMC_NOE high setup time	15	-	ns
$t_{h(Data\_NE)}$	Data hold time after FMC_NEx high	0	-	
$t_{h(Data\_NOE)}$	Data hold time after FMC_NOE high	0	-	

1. Evaluated by characterization. Not tested in production.


Table 132. Asynchronous multiplexed PSRAM/NOR read-NWAIT timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
$t_{w(NE)}$	FMC_NE low time	$8 \times t_{HCLK} - 1$	$8 \times t_{HCLK} + 1$	ns
$t_{w(NOE)}$	FMC_NOE low time	$7 \times t_{HCLK} - 1$	$7 \times t_{HCLK} + 1$	
$t_{su(NWAIT\_NE)}$	FMC_NWAIT ⁽²⁾ valid before FMC_NEx high	$4 \times t_{HCLK} + 9.5$	-	
$t_{h(NE\_NWAIT)}$	FMC_NEx hold time after FMC_NWAIT invalid	$3 \times t_{HCLK} + 10$	-	

1. Evaluated by characterization. Not tested in production.

2. NWAIT pulse is equal to one HCLK cycle.

Figure 54. Asynchronous multiplexed PSRAM/NOR write waveforms

Table 133. Asynchronous multiplexed PSRAM/NOR write timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
$t_{w(NE)}$	FMC_NE low time	$3 \times t_{HCLK} - 1$	$3 \times t_{HCLK} + 1$	ns
$t_{v(NWE\_NE)}$	FMC_NEx low to FMC_NWE low	$t_{HCLK} - 1$	t_{HCLK}	
$t_{w(NWE)}$	FMC_NWE low time	$2 \times t_{HCLK} - 0.5$	$2 \times t_{HCLK} + 1$	
$t_{h(NE\_NWE)}$	FMC_NWE high to FMC_NE high hold time	t_{HCLK}	-	
$t_{v(A\_NE)}$	FMC_NEx low to FMC_A valid	-	1	
$t_{v(NADV\_NE)}$	FMC_NEx low to FMC_NADV low	0	2	
$t_{w(NADV)}$	FMC_NADV low time	$t_{HCLK} - 0.5$	$t_{HCLK} + 1$	
$t_{h(AD\_NADV)}$	FMC_AD(address) valid hold time after FMC_NADV high	$t_{HCLK} - 4.5$	-	
$t_{h(A\_NWE)}$	Address hold time after FMC_NWE high	$t_{HCLK} - 0.5$	-	
$t_{h(BL\_NWE)}$	FMC_BL hold time after FMC_NWE high	$t_{HCLK} - 0.5$	-	
$t_{v(BL\_NE)}$	FMC_NEx low to FMC_BL valid	-	0.5	
$t_{v(Data\_NADV)}$	FMC_NADV high to Data valid	-	$t_{HCLK} + 2$	
$t_{h(Data\_NWE)}$	Data hold time after FMC_NWE high	t_{HCLK}	-	

1. Evaluated by characterization. Not tested in production.

Table 134. Asynchronous multiplexed PSRAM/NOR write-NWAIT timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
$t_{w(NE)}$	FMC_NE low time	$8 \times t_{HCLK} - 1$	$8 \times t_{HCLK} + 1$	ns
$t_{w(NWE)}$	FMC_NWE low time	$6 \times t_{HCLK} - 1$	$6 \times t_{HCLK} + 1$	
$t_{su(NWAIT\_NE)}$	FMC_NWAIT valid before FMC_NEx high	$5 \times t_{HCLK} + 13$	-	
$t_{h(NE\_NWAIT)}$	FMC_NEx hold time after FMC_NWAIT invalid	$4 \times t_{HCLK} + 12$	-	

1. Evaluated by characterization. Not tested in production.

Synchronous waveforms and timings


[Figure 55](#) to [Figure 58](#) represent synchronous waveforms and [Table 135](#) to [Table 138](#) provide the corresponding timings. The results shown in these tables are obtained with the following FMC configuration:

- BurstAccessMode = FMC_BurstAccessMode_Enable
- MemoryType = FMC_MemoryType_CRAM
- WriteBurst = FMC_WriteBurst_Enable
- CLKDivision = 1
- DataLatency = 1 for NOR Flash; DataLatency = 0 for PSRAM

In all timing tables, the T_{HCLK} is the HCLK clock period.

- Maximum FMC_CLK = 80 MHz for $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$, with $C_L = 15\text{ pF}$ and with $C_L = 20\text{ pF}$
- Maximum FMC_CLK = 80 MHz for $1.71\text{ V} \leq V_{DD} \leq 1.9\text{ V}$ with $C_L = 15\text{ pF}$ and with $C_L = 20\text{ pF}$

Figure 55. Synchronous multiplexed NOR/PSRAM read timings



MS32757V1

Table 135. Synchronous multiplexed NOR/PSRAM read timings⁽¹⁾⁽²⁾


Symbol	Parameter	Min	Max	Unit
$t_w(\text{CLK})$	FMC_CLK period	$2 \times t_{\text{HCLK}} - 0.5$	-	ns
$t_d(\text{CLKL-NExL})$	FMC_CLK low to FMC_NEx low ($x = 0..2$)	-	1	
$t_d(\text{CLKH-NExH})$	FMC_CLK high to FMC_NEx high ($x = 0..2$)	$t_{\text{HCLK}} - 0.5$	-	
$t_d(\text{CLKL-NADV})$	FMC_CLK low to FMC_NADV low	-	1.5	
$t_d(\text{CLKL-NADVH})$	FMC_CLK low to FMC_NADV high	1	-	
$t_d(\text{CLKL-AV})$	FMC_CLK low to FMC_Ax valid ($x = 16..25$)	-	2.5	
$t_d(\text{CLKH-AIV})$	FMC_CLK high to FMC_Ax invalid ($x = 16..25$)	$t_{\text{HCLK}} - 0.5$	-	
$t_d(\text{CLKL-NOEL})$	FMC_CLK low to FMC_NOE low	-	1.5	
$t_d(\text{CLKH-NOEH})$	FMC_CLK high to FMC_NOE high	$t_{\text{HCLK}} + 1$	-	
$t_d(\text{CLKL-ADV})$	FMC_CLK low to FMC_AD[15:0] valid	-	2	
$t_d(\text{CLKL-ADIV})$	FMC_CLK low to FMC_AD[15:0] invalid	0	-	

Table 135. Synchronous multiplexed NOR/PSRAM read timings⁽¹⁾⁽²⁾ (continued)

Symbol	Parameter	Min	Max	Unit
$t_{su}(ADV-CLKH)$	FMC_A/D[15:0] valid data before FMC_CLK high	3	-	ns
$t_h(CLKH-ADV)$	FMC_A/D[15:0] valid data after FMC_CLK high	4	-	
$t_{su}(NWAIT-CLKH)$	FMC_NWAIT valid before FMC_CLK high	1	-	
$t_h(CLKH-NWAIT)$	FMC_NWAIT valid after FMC_CLK high	2.5	-	

1. Evaluated by characterization. Not tested in production.

2. Clock ratio R = (HCLK period / FMC_CLK period).

Figure 56. Synchronous multiplexed PSRAM write timings**Table 136. Synchronous multiplexed PSRAM write timings⁽¹⁾**

Symbol	Parameter	Min	Max	Unit
$t_w(CLK)$	FMC_CLK period, $2.7\text{ V} \leq VDD \leq 3.6\text{ V}$	$2 \times t_{HCLK} - 0.5$	-	ns
$t_d(CLKL-NExL)$	FMC_CLK low to FMC_NEx low ($x = 0..2$)	-	2	
$t_d(CLKH-NExH)$	FMC_CLK high to FMC_NEx high ($x = 0..2$)	$t_{HCLK} + 1.5$	-	
$t_d(CLKL-NADVL)$	FMC_CLK low to FMC_NADV low	-	2	

Table 136. Synchronous multiplexed PSRAM write timings⁽¹⁾ (continued)

Symbol	Parameter	Min	Max	Unit
$t_{d(CLKL-NADVH)}$	FMC_CLK low to FMC_NADV high	1	-	ns
$t_{d(CLKL-AV)}$	FMC_CLK low to FMC_Ax valid (x = 16..25)	-	3	
$t_{d(CLKH-AIV)}$	FMC_CLK high to FMC_Ax invalid (x = 16..25)	t_{HCLK}	-	
$t_{d(CLKL-NWEL)}$	FMC_CLK low to FMC_NWE low	-	2.5	
$t_{d(CLKH-NWEH)}$	FMC_CLK high to FMC_NWE high	$t_{HCLK} + 1$	-	
$t_{d(CLKL-ADV)}$	FMC_CLK low to FMC_AD[15:0] valid	-	2	
$t_{d(CLKL-ADIV)}$	FMC_CLK low to FMC_AD[15:0] invalid	0	-	
$t_{d(CLKL-DATA)}$	FMC_A/D[15:0] valid data after FMC_CLK low	-	3	
$t_{d(CLKL-NBLL)}$	FMC_CLK low to FMC_NBL low	-	2	
$t_{d(CLKH-NBLH)}$	FMC_CLK high to FMC_NBL high	$t_{HCLK} + 0.5$	-	
$t_{su(NWAIT-CLKH)}$	FMC_NWAIT valid before FMC_CLK high	3	-	
$t_h(CLKH-NWAIT)$	FMC_NWAIT valid after FMC_CLK high	2.5	-	

1. Evaluated by characterization. Not tested in production.


Figure 57. Synchronous non-multiplexed NOR/PSRAM read timings

Table 137. Synchronous non-multiplexed NOR/PSRAM read timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
$t_{w(CLK)}$	FMC_CLK period	$t_{HCLK} - 0.5$	-	ns
$t_{d(CLKL-NExL)}$	FMC_CLK low to FMC_NEx low ($x = 0..2$)	-	1	
$t_{d(CLKH-NExH)}$	FMC_CLK high to FMC_NEx high ($x = 0..2$)	$t_{HCLK} - 0.5$	-	
$t_{d(CLKL-NADV L)}$	FMC_CLK low to FMC_NADV low	-	1.5	
$t_{d(CLKL-NADV H)}$	FMC_CLK low to FMC_NADV high	1	-	
$t_{d(CLKL-AV)}$	FMC_CLK low to FMC_Ax valid ($x = 0..25$)	-	2.5	
$t_{d(CLKH-AIV)}$	FMC_CLK high to FMC_Ax invalid ($x = 0..25$)	$t_{HCLK} - 0.5$	-	
$t_{d(CLKL-NOEL)}$	FMC_CLK low to FMC_NOE low	-	1.5	
$t_{d(CLKH-NOEH)}$	FMC_CLK high to FMC_NOE high	$t_{HCLK} + 1$	-	
$t_{su(DV-CLKH)}$	FMC_D[15:0] valid data before FMC_CLK high	3	-	
$t_h(CLKH-DV)$	FMC_D[15:0] valid data after FMC_CLK high	4	-	
$t_{su(NWAIT-CLKH)}$	FMC_NWAIT valid before FMC_CLK high	1	-	
$t_h(CLKH-NWAIT)$	FMC_NWAIT valid after FMC_CLK high	2.5	-	

1. Evaluated by characterization. Not tested in production.


Figure 58. Synchronous non-multiplexed PSRAM write timings

Table 138. Synchronous non-multiplexed PSRAM write timings⁽¹⁾

Symbol	Parameter	Min	Max	Unit
$t_{w(CLK)}$	FMC_CLK period	$2 \times t_{HCLK} - 0.5$	-	ns
$t_{d(CLKL-NExL)}$	FMC_CLK low to FMC_NEx low ($x = 0..2$)	-	3	
$t_{d(CLKH-NExH)}$	FMC_CLK high to FMC_NEx high ($x = 0..2$)	$t_{HCLK} + 1.5$	-	
$t_{d(CLKL-NADV_L)}$	FMC_CLK low to FMC_NADV low	-	2	
$t_{d(CLKL-NADV_H)}$	FMC_CLK low to FMC_NADV high	1	-	
$t_{d(CLKL-AV)}$	FMC_CLK low to FMC_Ax valid ($x = 16..25$)	-	3	
$t_{d(CLKH-AIV)}$	FMC_CLK high to FMC_Ax invalid ($x = 16..25$)	t_{HCLK}	-	
$t_{d(CLKL-NWE_L)}$	FMC_CLK low to FMC_NWE low	-	2.5	
$t_{d(CLKH-NWE_H)}$	FMC_CLK high to FMC_NWE high	$t_{HCLK} + 1$	-	
$t_{d(CLKL-Data)}$	FMC_D[15:0] valid data after FMC_CLK low	-	3	
$t_{d(CLKL-NBL_L)}$	FMC_CLK low to FMC_NBL low	-	2	
$t_{d(CLKH-NBL_H)}$	FMC_CLK high to FMC_NBL high	$t_{HCLK} + 0.5$	-	
$t_{su(NWAIT-CLKH)}$	FMC_NWAIT valid before FMC_CLK high	3	-	
$t_h(CLKH-NWAIT)$	FMC_NWAIT valid after FMC_CLK high	2.5	-	

1. Evaluated by characterization. Not tested in production.

NAND controller waveforms and timings

Figure 59 to Figure 62 represent synchronous waveforms, and Table 139/Table 140 provide the corresponding timings. The results shown in these tables are obtained with the following FMC configuration:

- COM.FMC_SetupTime = 0x01
- COM.FMC_WaitSetupTime = 0x03
- COM.FMC_HoldSetupTime = 0x02
- COM.FMC_HiZSetupTime = 0x01
- ATT.FMC_SetupTime = 0x01
- ATT.FMC_WaitSetupTime = 0x03
- ATT.FMC_HoldSetupTime = 0x02
- ATT.FMC_HiZSetupTime = 0x01
- Bank = FMC_Bank_NAND
- MemoryDataWidth = FMC_MemoryDataWidth_16b
- ECC = FMC_ECC_Enable
- ECCPageSize = FMC_ECCPageSize_512Bytes
- TCLRSetupTime = 0
- TARSetupTime = 0

In all timing tables, the T_{HCLK} is the HCLK clock period.

Figure 59. NAND controller waveforms for read access




Figure 60. NAND controller waveforms for write access




Figure 61. NAND controller waveforms for common memory read access





Figure 62. NAND controller waveforms for common memory write access

Table 139. Switching characteristics for NAND Flash read cycles⁽¹⁾

Symbol	Parameter	Min	Max	Unit
$t_{w(NOE)}$	FMC_NOE low width	$4 \times t_{HCLK} - 0.5$	$4 \times t_{HCLK} + 0.5$	ns
$t_{su(D-NOE)}$	FMC_D[15-0] valid data before FMC_NOE high	10	-	
$t_h(NOE-D)$	FMC_D[15-0] valid data after FMC_NOE high	0	-	
$t_d(ALE-NOE)$	FMC_ALE valid before FMC_NOE low	-	$3 \times t_{HCLK} + 0.5$	
$t_h(NOE-ALE)$	FMC_NWE high to FMC_ALE invalid	$4 \times t_{HCLK} - 1$	-	

1. Evaluated by characterization. Not tested in production.

Table 140. Switching characteristics for NAND Flash write cycles⁽¹⁾

Symbol	Parameter	Min	Max	Unit
$t_{w(NWE)}$	FMC_NWE low width	$4 \times t_{HCLK} - 0.5$	$4 \times t_{HCLK} + 0.5$	ns
$t_{v(NWE-D)}$	FMC_NWE low to FMC_D[15-0] valid	0	-	
$t_h(NWE-D)$	FMC_NWE high to FMC_D[15-0] invalid	$2 \times t_{HCLK} + 1$	-	
$t_d(D-NWE)$	FMC_D[15-0] valid before FMC_NWE high	$5 \times t_{HCLK} - 5$	-	
$t_d(ALE\_NWE)$	FMC_ALE valid before FMC_NWE low	-	$3 \times t_{HCLK} + 0.5$	
$t_h(NWE-ALE)$	FMC_NWE high to FMC_ALE invalid	$2 \times t_{HCLK} - 0.5$	-	

1. Evaluated by characterization. Not tested in production.

5.3.33 OCTOSPI characteristics

Unless otherwise specified, the parameters given in [Table 141](#) to [Table 143](#) are derived from tests performed under the ambient temperature, f_{AHB} frequency and V_{DD} supply voltage conditions summarized in [Table 33](#), with the following configuration:

- Output speed set to $\text{OSPEEDRy}[1:0] = 10$
- Delay block enabled for DTR (with DQS)/HyperBus
- Measurement points done at $0.5 \times V_{\text{DD}}$ level
- I/O compensation cell activated
- HSLV activated when $V_{\text{DD}} \leq 2.7 \text{ V}$
- Voltage scaling range 1 unless otherwise specified

Refer to [Section 5.3.14: I/O port characteristics](#) for more details on the input/output alternate function characteristics.

Table 141. OCTOSPI characteristics in SDR mode⁽¹⁾⁽²⁾⁽³⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$f_{\text{(CLK)}}$	OCTOSPI clock frequency	$1.71 \text{ V} \leq V_{\text{DD}} \leq 3.6 \text{ V}$ Voltage range 1 $C_L = 15 \text{ pF}$	-	-	93	MHz
		$2.7 \text{ V} \leq V_{\text{DD}} \leq 3.6 \text{ V}$ Voltage range 1 $C_L = 15 \text{ pF}$	-	-	100	
		$1.71 \text{ V} \leq V_{\text{DD}} \leq 3.6 \text{ V}$ Voltage range 4 $C_L = 15 \text{ pF}$	-	-	24	
$t_{\text{w(CLKH)}}$	OCTOSPI clock high and low time (even division)	PRESCALER[7:0] = n (n = 1, 3, 5, ..255)	$t_{\text{(CLK)}/2} - 0.5$	-	$t_{\text{(CLK)}/2}$	ns
$t_{\text{w(CLKL)}}$			$t_{\text{(CLK)}/2} - 0.5$	-	$t_{\text{(CLK)}/2}$	
$t_{\text{w(CLKH)}}$	OCTOSPI clock high and low time (odd division)	PRESCALER[7:0] = n (n = 2, 4, 6, ..254)	$(n/2) \times t_{\text{(CLK)}} / (n+1) - 0.5$	-	$(n/2) \times t_{\text{(CLK)}} / (n+1)$	
$t_{\text{w(CLKL)}}$			$((n/2)+1) \times t_{\text{(CLK)}} / (n+1) - 0.5$	-	$((n/2)+1) \times t_{\text{(CLK)}} / (n+1)$	
$t_{\text{s(IN)}}$	Data input setup time	Voltage range 1	2.75	-	-	
		Voltage range 4	3	-	-	
$t_{\text{h(IN)}}$	Data input hold time	Voltage range 1	0.5	-	-	
		Voltage range 4	1	-	-	
$t_{\text{v(OUT)}}$	Data output valid time	Voltage range 1	-	0.5	1	
		Voltage range 4	-	1.5	2.5	
$t_{\text{h(OUT)}}$	Data output hold time	Voltage range 1	0.5	-	-	
		Voltage range 4	-0.25	-	-	

1. Evaluated by characterization. Not tested in production.

2. Measured values in this table apply to Octo- and Quad-SPI data modes.

3. Delay block bypassed.

Table 142. OCTOSPI characteristics in DTR mode (no DQS)⁽¹⁾⁽²⁾⁽³⁾

Sym bol	Parameter	Conditions	Min	Typ	Max	Unit
f_{CLK}	OCTOSPI clock frequency	$1.71 \text{ V} \leq V_{\text{DD}} \leq 3.6 \text{ V}$ Voltage range 1, $C_L = 15 \text{ pF}$	-	-	93 ⁽⁴⁾	MHz
		$2.7 \text{ V} \leq V_{\text{DD}} \leq 3.6 \text{ V}$ Voltage range 1, $C_L = 15 \text{ pF}$	-	-	100 ⁽⁴⁾	
		$1.71 \text{ V} \leq V_{\text{DD}} \leq 3.6 \text{ V}$ Voltage range 4, $C_L = 15 \text{ pF}$	-	-	24 ⁽⁴⁾	
$t_{\text{w(CLKH)}}$	OCTOSPI clock high and low time (even division)	PRESCALER[7:0] = n (n = 1, 3, 5, ..255)	$t_{\text{CLK}}/2 - 0.5$	-	$t_{\text{CLK}}/2 + 0.5$	ns
$t_{\text{w(CLKL)}}$			$t_{\text{CLK}}/2 - 0.5$	-	$t_{\text{CLK}}/2 + 0.5$	
$t_{\text{w(CLKH)}}$	OCTOSPI clock high and low time (odd division)	PRESCALER[7:0] = n (n = 2, 4, 6, ..254)	$(n/2) \times t_{\text{CLK}} / (n+1) - 0.5$	-	$(n/2) \times t_{\text{CLK}} / (n+1) + 0.5$	
$t_{\text{w(CLKL)}}$			$((n/2)+1) \times t_{\text{CLK}} / (n+1) - 0.5$	-	$((n/2)+1) \times t_{\text{CLK}} / (n+1) + 0.5$	
$t_{\text{sr(IN)}}$ $t_{\text{sf(IN)}}$	Data input setup time	Voltage range 1	3.25	-	-	
		Voltage range 4	3.75	-	-	
$t_{\text{hr(IN)}}$ $t_{\text{hf(IN)}}$	Data input hold time	Voltage range 1	1	-	-	
		Voltage range 4	1.5	-	-	
$t_{\text{vr(OUT)}}$ $t_{\text{vf(OUT)}}$	Data output valid time, DHQC = 0	Voltage range 1	-	6	9.25	
		Voltage range 4	-	13.25	19.75	
$t_{\text{hr(OUT)}}$ $t_{\text{hf(OUT)}}$	Data output valid time, DHQC = 1	Voltage range 1	-	$t_{\text{CLK}}/4 + 0.75$	$t_{\text{CLK}}/4 + 1.5$	
		All prescaler values (except 0)	-	$t_{\text{CLK}}/4 + 0.75$	$t_{\text{CLK}}/4 + 1.5$	
	Data output hold time DHQC = 0	Voltage range 1	4	-	-	
$t_{\text{hr(OUT)}}$ $t_{\text{hf(OUT)}}$	Data output hold time DHQC = 1	Voltage range 4	8	-	-	
		Voltage range 1 All prescaler values (except 0)	$t_{\text{CLK}}/4 - 0.5$	-	-	

1. Evaluated by characterization. Not tested in production.
2. Measured values in this table apply to Octo- and Quad-SPI data modes.
3. Delay block bypassed.
4. Activating DHQC is mandatory to reach this frequency.

Table 143. OCTOSPI characteristics in DTR mode (with DQS)/HyperBus⁽¹⁾⁽²⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{CLK}	OCTOSPI clock frequency	$1.71 \text{ V} \leq V_{\text{DD}} \leq 3.6 \text{ V}$ Voltage range 1 $C_L = 15 \text{ pF}$	-	-	$93^{(3)(4)}$	MHz
		$2.7 \text{ V} \leq V_{\text{DD}} \leq 3.6 \text{ V}$ Voltage range 1 $C_L = 15 \text{ pF}$	-	-	$100^{(3)(4)}$	
		$1.71 \text{ V} \leq V_{\text{DD}} \leq 3.6 \text{ V}$ Voltage range 4 $C_L = 15 \text{ pF}$	-	-	$24^{(4)}$	
$t_{\text{w(CLKH)}}$	OCTOSPI clock high and low time (even division)	PRESCALER[7:0] = n (n = 1, 3, 5,...255)	$t_{\text{CLK}}/2 - 0.5$	-	$t_{\text{CLK}}/2 + 0.5$	ns
$t_{\text{w(CLKL)}}$			$t_{\text{CLK}}/2 - 0.5$	-	$t_{\text{CLK}}/2 + 0.5$	
$t_{\text{w(CLKH)}}$	OCTOSPI clock high and low time (odd division)	PRESCALER[7:0] = n (n = 2, 4, 6,...254)	$(n/2) \times t_{\text{CLK}} / (n+1) - 0.5$	-	$(n/2) \times t_{\text{CLK}} / (n+1) + 0.5$	
$t_{\text{w(CLKL)}}$			$((n/2)+1) \times t_{\text{CLK}} / (n+1) - 0.5$	-	$((n/2)+1) \times t_{\text{CLK}} / (n+1) + 0.5$	
$t_{\text{v(CLK)}}$	Clock valid time	-	-	-	$t_{\text{CLK}} + 2$	
$t_{\text{h(CLK)}}$	Clock hold time	-	$t_{\text{CLK}}/2 - 0.5$	-	-	
$V_{\text{ODr(CLK)}}^{(5)}$	CLK, NCLK crossing level on CLK rising edge	$V_{\text{DD}} = 1.8 \text{ V}$	975	-	1120	mV
$V_{\text{ODf(CLK)}}^{(5)}$	CLK, NCLK crossing level on CLK falling edge	$V_{\text{DD}} = 1.8 \text{ V}$	845	-	990	
$t_{\text{w(CS)}}$	Chip select high time	-	$3 \times t_{\text{CLK}}$	-	-	ns
$t_{\text{v(DQ)}}$	Data input valid time	-	0	-	-	
$t_{\text{v(DS)}}$	Data strobe input valid time	-	0	-	-	
$t_{\text{h(DS)}}$	Data strobe input hold time	-	0	-	-	
$t_{\text{v(RWDS)}}$	Data strobe output valid time	-	-	-	$3 \times t_{\text{CLK}}$	
$t_{\text{sr(DQ)}}$ $t_{\text{sf(DQ)}}$	Data input setup time	Voltage range 1	-0.5	-	$t_{\text{CLK}}/2 - 1.5^{(6)}$	
		Voltage range 4	-0.25	-	$t_{\text{CLK}}/2 - 1.75^{(6)}$	
$t_{\text{hr(DQ)}}$ $t_{\text{hf(DQ)}}$	Data input hold time	Voltage range 1	1.5	-	-	
		Voltage range 4	1.75	-	-	

Table 143. OCTOSPI characteristics in DTR mode (with DQS)/HyperBus⁽¹⁾⁽²⁾ (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$t_{vr(OUT)}$ $t_{vf(OUT)}$	Data output valid time DHQC = 0	Voltage range 1	-	6	9.5	ns
		Voltage range 4	-	13	19.5	
	Data output valid time DHQC = 1	Voltage range 1 All prescaler values (except 0)	-	$t_{CLK}/4 + 0.5$	$t_{CLK}/4 + 1.25$	
$t_{hr(OUT)}$ $t_{hf(OUT)}$	Data output hold time DHQC = 0	Voltage range 1	4	-	-	
		Voltage range 4	7.75	-	-	
$t_{hr(OUT)}$	Data output hold time DHQC = 1	Voltage range 1 All prescaler values (except 0)	$t_{CLK}/4 - 0.5$	-	-	

1. Evaluated by characterization. Not tested in production.
2. Delay block activated.
3. Maximum frequency values are given for a RWDS to DQ skew of maximum ± 1.0 ns.
4. Activating DHQC is mandatory to reach this frequency.
5. Crossing results are in line with specification, except for PA3/PB5 CLK that exceed slightly the specification.
6. Data input maximum setup time does not take into account the data level switching duration.

Figure 63. OCTOSPI timing diagram - SDR mode




Figure 64. OCTOSPI timing diagram - DDR mode




Figure 65. OCTOSPI HyperBus clock




Figure 66. OCTOSPI HyperBus read




Figure 67. OCTOSPI HyperBus read with double latency





Figure 68. OCTOSPI HyperBus write



5.3.34 SD/SDIO/eMMC card host interfaces (SDMMC) characteristics

Unless otherwise specified, the parameters given in [Table 144](#) and [Table 145](#) are derived from tests performed under the ambient temperature, f_{AHB} frequency and V_{DD} supply voltage conditions summarized in [Table 33](#), with the following configuration:

- Output speed set to $OSPEEDR[1:0] = 10$
- Capacitive load $C_L = 30$ pF
- Measurement points done at $0.5 \times V_{DD}$ level
- I/O compensation cell activated
- HSLV activated when $V_{DD} \leq 2.7$ V
- Voltage scaling range 1

Refer to [Section 5.3.14: I/O port characteristics](#) for more details on the input/output characteristics.

Table 144. SD/eMMC characteristics ($V_{DD} = 2.7$ V to 3.6 V)⁽¹⁾⁽²⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f _{PP}	Clock frequency in data transfer mode	-	0	-	100 ⁽³⁾	MHz
t _{W(CKL)}	Clock low time	f _{PP} = 52 MHz	8.5	9.5	-	ns
t _{W(CKH)}	Clock high time	f _{PP} = 52 MHz	8.5	9.5	-	
CMD, D inputs (referenced to CK) in eMMC legacy/SDR/DDR and SD HS/SDR ⁽⁴⁾ /DDR ⁽⁴⁾ modes						
t _{ISU}	Input setup time HS	-	3.5	-	-	ns
t _{IH}	Input hold time HS	-	1.5	-	-	
t _{IDW} ⁽⁵⁾	Input valid window (variable window)	-	4.5	-	-	

Table 144. SD/eMMC characteristics ($V_{DD} = 2.7\text{ V to }3.6\text{ V}$)⁽¹⁾⁽²⁾ (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
CMD, D outputs (referenced to CK) in eMMC legacy/SDR/DDR and SD HS/SDR ⁽⁴⁾ /DDR ⁽⁴⁾ modes						
t _{OV}	Output valid time HS	-	-	5.5	6	ns
t _{OH}	Output hold time HS	-	4	-	-	
CMD, D inputs (referenced to CK) in SD default mode						
t _{ISU}	Input setup time SD	-	3.5	-	-	ns
t _{IH}	Input hold time SD	-	1.5	-	-	
CMD, D outputs (referenced to CK) in SD default mode						
t _{OV}	Output valid default time SD	-	-	0.5	2	ns
t _{OH}	Output hold default time SD	-	0	-	-	

1. Evaluated by characterization. Not tested in production.
2. For SDMMC2 in SD/eMMC DDR mode, the clock OSPEEDRy[1:0] is set to 01 while data OSPEEDRy[1:0] remains at 10.
3. With capacitive load $C_L = 20\text{ pF}$.
4. For SD 1.8 V support, an external voltage converter is needed.
5. Minimum window of time where the data needs to be stable for proper sampling in tuning mode.

Table 145. eMMC characteristics ($V_{DD} = 1.71\text{ V to }1.9\text{ V}$)⁽¹⁾⁽²⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f _{PP}	Clock frequency in data transfer mode	All modes except DDR	-	-	84	MHz
		DDR mode	-	-	40 ⁽³⁾	
t _{W(CKL)}	Clock low time	f _{PP} = 52 MHz	8.5	9.5	-	ns
t _{W(CKH)}	Clock high time	f _{PP} = 52 MHz	8.5	9.5	-	
CMD, D inputs (referenced to CK) in eMMC mode						
t _{ISU}	Input setup time HS	-	2.5	-	-	ns
t _{IH}	Input hold time HS	-	2	-	-	
t _{IDW} ⁽⁴⁾	Input valid window (variable window)	-	4	-	-	
CMD, D outputs (referenced to CK) in eMMC mode						
t _{OV}	Output valid time HS	-	-	10.5	13/15 ⁽⁵⁾	ns
t _{OH}	Output hold time HS	-	7	-	-	

1. Evaluated by characterization. Not tested in production.
2. With capacitive load $C_L = 20\text{ pF}$.
3. For DDR mode, the maximum frequency is 40 MHz and HSLV must be OFF.
4. Minimum window of time where the data needs to be stable for proper sampling in tuning mode.
5. $t_{OV} = 13\text{ ns}$ for SDMMC1 and $t_{OV} = 15\text{ ns}$ for SDMMC2.

Figure 69. SD high-speed mode




Figure 70. SD default mode





Figure 71. SDMMC DDR mode



5.3.35 Delay block characteristics

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature, f_{HCLK} frequency and V_{DD} supply voltage conditions summarized in [Table 33](#).

Table 146. Delay block characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
t_{init}	Initial delay	-	900	1300	2100	ps
t_{Δ}	Unit delay	-	34	41	51	

1. Evaluated by characterization. Not tested in production.

5.3.36 I²C interface characteristics

The I²C interface meets the timings requirements of the I²C-bus specification and user manual rev. 03 for:

- Standard-mode (Sm): with a bitrate up to 100 Kbit/s
- Fast-mode (Fm): with a bitrate up to 400 Kbit/s
- Fast-mode Plus (Fm+): with a bitrate up to 1 Mbit/s

The I2C timings requirements are specified by design, not tested in production, when the I2C peripheral is properly configured (refer to the product reference manual).

The SDA and SCL I/O requirements are met with the following restrictions: the SDA and SCL I/O pins are not “true” open-drain. When configured as open-drain, the PMOS connected between the I/O pin and V_{DDIOx} is disabled, but is still present. Only FT_f I/O pins support Fm+ low-level output-current maximum requirement. Refer to [Section 5.3.14: I/O port characteristics](#) for the I2C I/Os characteristics.

All I2C SDA and SCL I/Os embed an analog filter. Refer to the table below for the analog filter characteristics.

Table 147. I2C analog filter characteristics⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t_{AF}	Maximum pulse width of spikes that are suppressed by the analog filter	50 ⁽²⁾	115 ⁽³⁾	ns

1. Specified by design. Not tested in production.
2. Spikes with widths below t_{AF} min are filtered.
3. Spikes with width above t_{AF} max are not filtered.

5.3.37 USART characteristics

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and V_{DD} supply voltage conditions summarized in [Table 33](#), with the following configuration:

- Output speed set to OSPEEDRy[1:0] = 10
- Capacitive load $C_L = 30\text{pF}$
- Measurement points done at $0.5 \times V_{DD}$ level
- I/O compensation cell activated
- HSLV activated when $V_{DD} \leq 2.7\text{ V}$
- Voltage scaling range 1

Refer to [Section 5.3.14: I/O port characteristics](#) for more details on the input/output alternate function characteristics (NSS, CK, TX, RX for USART).

Table 148. USART characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{CK}	USART clock frequency	Master mode, $1.71\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	-	-	20	MHz
		Slave receiver, $1.71\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	-	-	53	
		Slave transmitter, $1.71\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	-	-	28.5	
		Slave transmitter, $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	-	-	32	
$t_{su(NSS)}$	NSS setup time	Slave mode	$T_{ker}^{(2)} + 2$	-	-	ns
$t_{h(NSS)}$	NSS hold time	Slave mode	2	-	-	
$t_{w(CKH)}$ $t_{w(CKL)}$	CK high and low time	Master mode	$1/f_{CK} / 2 - 1$	$1/f_{CK} / 2$	$1/f_{CK} / 2 + 1$	
$t_{su(RX)}$	Data input setup time	Master mode	14	-	-	
		Slave mode	1	-	-	
$t_{h(RX)}$	Data input hold time	Master mode	4	-	-	
		Slave mode	1	-	-	
$t_{v(TX)}$	Data output valid time	Slave mode, $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	-	11	17.5	
		Slave mode, $1.71\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	-	11	15.5	
		Master mode	-	2.5	6.5	
$t_{h(TX)}$	Data output hold time	Slave mode	8.5	-	-	
		Master mode	2	-	-	

1. Evaluated by characterization. Not tested in production.

2. T_{ker} is the usart_ker_ck_pres clock period.

Figure 72. USART timing diagram in master mode





Figure 73. USART timing diagram in slave mode



5.3.38 SPI characteristics

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and supply voltage conditions summarized in [Table 33](#).

- Output speed set to $OSPEEDRy[1:0] = 10$
- Capacitive load $C_L = 30$ pF
- Measurement points done at $0.5 \times V_{DD}$ level
- I/O compensation cell activated
- HSLV activated when $V_{DD} \leq 2.7$ V

Refer to [Section 5.3.14: I/O port characteristics](#) for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI).

Table 149. SPI characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
f_{SCK} $1/t_{c(SCK)}$	SPI clock frequency	Master mode, $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$, voltage range 1	-	-	80 or 50 ⁽²⁾	MHz
		Master mode, $1.71\text{ V} \leq V_{DD} < 2.7\text{ V}$, voltage range 1	-	-	75 or 50 ⁽²⁾	
		Master mode, $1.08\text{ V} \leq V_{DD} \leq 1.32\text{ V}$ ⁽³⁾	-	-	15	
		Master transmitter mode, $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$, voltage range 1	-	-	80 or 50 ⁽²⁾	
		Master transmitter mode, $1.71\text{ V} \leq V_{DD} \leq 2.7\text{ V}$, voltage range 1	-	-	75 or 50 ⁽²⁾	
		Slave receiver mode, $1.71\text{ V} \leq V_{DD} \leq 3.6\text{ V}$, voltage range 1	-	-	100	
		Slave mode transmitter/full duplex ⁽⁴⁾ , $1.71\text{ V} \leq V_{DD} < 2.7\text{ V}$, voltage range 1	-	-	41.5 or 25.5 ⁽⁵⁾	
		Slave mode transmitter/full duplex ⁽⁴⁾ , $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$, voltage range 1	-	-	38.5 or 24 ⁽⁵⁾	
		$1.71\text{ V} \leq V_{DD} \leq 3.6\text{ V}$, voltage range 4	-	-	12.5	
		$1.08\text{ V} \leq V_{DD} \leq 1.32\text{ V}$ ⁽³⁾	-	-	15	
$t_{su(NSS)}$	NSS setup time	Slave mode	4	-	-	ns
$t_{h(NSS)}$	NSS hold time	Slave mode	3	-	-	
$t_{w(SCKH)}$ $t_{w(SCKL)}$	SCK high and low time	Master mode	$t_{SCK}^{(6)}/2 - 1$	$t_{SCK}/2$	$t_{SCK}/2 + 1$	
$t_{su(MI)}$	Data input setup time	Master mode	4.5	-	-	
$t_{su(SI)}$		Slave mode	2.5	-	-	
$t_{h(MI)}$	Data input hold time	Master mode	3	-	-	
$t_{h(SI)}$		Slave mode	1	-	-	
$t_{a(SO)}$	Data output access time	Slave mode	9	-	34	
$t_{dis(SO)}$	Data output disable time	Slave mode	9	-	16	

Table 149. SPI characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$t_{v(SO)}$	Data output valid time	Slave mode, $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$, voltage range 1	-	10	13 or 20.5 ⁽⁵⁾	ns
		Slave mode, $1.71\text{ V} \leq V_{DD} < 2.7\text{ V}$, voltage range 1	-	10	12 or 19.5 ⁽⁵⁾	
		Slave mode, $1.71\text{ V} \leq V_{DD} \leq 3.6\text{ V}$, voltage range 4	-	17	19.5 or 27 ⁽⁵⁾	
		Slave mode, $1.08\text{ V} \leq V_{DD} \leq 1.32\text{ V}^{(3)}$	-	21	22.5 or 30 ⁽⁵⁾	
$t_{v(MO)}$	Master mode		-	1.5	2 or 9.5 ⁽⁷⁾ or 12.5 ⁽⁸⁾	
$t_{h(SO)}$	Data output hold time	Slave mode, $1.71\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	7	-	-	
		Slave mode, $1.08\text{ V} \leq V_{DD} \leq 1.32\text{ V}^{(3)}$	18	-	-	
$t_{h(MO)}$	Master mode		0	-	-	

1. Evaluated by characterization. Not tested in production.

2. When using PA5, PA9, PC10, PB3, PB13.

3. The SPI is mapped on port G I/Os, that is supplied by V_{DDIO2} specified down to 1.08V. The SPI is tested at this value.

4. The maximum frequency in slave transmitter mode is determined by the sum of $t_{v(SO)}$ and $t_{su(MI)}$, that has to fit into SCK low or high phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master having $t_{su(MI)} = 0$ while Duty(SCK) = 50%.

5. When using PA11, PB4, PB14.

6. $t_{SCK} = t_{spi\_ker\_ck} \times \text{baudrate prescaler}$.

7. When using PA12.

8. When using PB15.

Figure 74. SPI timing diagram - slave mode and CPHA = 0






Figure 75. SPI timing diagram - slave mode and CPHA = 1



1. Measurement points are done at 0.3 V_{DD} and 0.7 V_{DD} levels.

Figure 76. SPI timing diagram - master mode



1. Measurement points are done at 0.3 V_{DD} and 0.7 V_{DD} levels.

5.3.39 SAI characteristics

Unless otherwise specified, the parameters given in the table below are derived from tests performed under the ambient temperature, f_{PCLKX} frequency and V_{DD} supply voltage conditions summarized in [Table 33](#), with the following configuration:

- Output speed set to $OSPEEDRy[1:0] = 10$
- Capacitive load $C_L = 30$ pF
- Measurement points done at $0.5 \times V_{DD}$ level
- I/O compensation cell activated
- HSLV activated when $V_{DD} \leq 2.7$ V
- Voltage scaling range 1

Refer to [Section 5.3.14: I/O port characteristics](#) for more details on the input/output alternate function characteristics (SCK, SD, FS).

Table 150. SAI characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
f_{MCK}	SAI main clock output	-	-	50	MHz
f_{SCK}	SAI clock frequency ⁽²⁾	Master transmitter, $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	-	26	
		Master transmitter, $1.71 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	-	18	
		Master receiver, $1.71 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	-	21.5	
		Slave transmitter, $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	-	30	
		Slave transmitter, $1.71 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	-	20.5	
		Slave receiver, $1.71 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	-	50	
$t_{V(FS)}$	FS valid time	Master mode, $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	-	16	ns
		Master mode $1.71 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	-	23	
$t_{h(FS)}$	FS hold time	Master mode	7	-	
$t_{su(FS)}$	FS setup time	Slave mode	2.5	-	
$t_{h(FS)}$	FS hold time	Slave mode	1	-	
$t_{su(SD\_A\_MR)}$	Data input setup time	Master receiver	4	-	
$t_{su(SD\_B\_SR)}$		Slave receiver	3	-	
$t_{h(SD\_A\_MR)}$	Data input hold time	Master receiver	1	-	
$t_{h(SD\_B\_SR)}$		Slave receiver	1	-	
$t_{V(SD\_B\_ST)}$	Data output valid time	Slave transmitter (after enable edge), $2.7 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	-	16.5	
		Slave transmitter (after enable edge), $1.71 \text{ V} \leq V_{DD} \leq 3.6 \text{ V}$	-	24	
$t_{h(SD\_B\_ST)}$	Data output hold time	Slave transmitter (after enable edge)	8	-	

Table 150. SAI characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Min	Max	Unit
$t_{V(SD\_A\_MT)}$	Data output valid time	Master transmitter (after enable edge), $2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	-	19	ns
		Master transmitter (after enable edge), $1.71\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	-	27.5	
$t_{h(SD\_A\_MT)}$	Data output hold time	Master transmitter (after enable edge)	8	-	

1. Evaluated by characterization. Not tested in production.

2. APB clock frequency that must be at least twice SAI clock frequency.

Figure 77. SAI master timing diagram





Figure 78. SAI slave timing diagram



5.3.40 OTG_FS characteristics

Table 151. OTG_FS characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V _{DDUSB}	USB transceiver operating supply voltage	-	3.0 ⁽¹⁾	-	3.6	V
R _{PUI}	Embedded USB_DP pullup value during idle	-	900	-	1575	Ω
R _{PUR}	Embedded USB_DP pullup value during reception	-	1425	-	3090	
Z _{DRV}	Output driver impedance ⁽²⁾	High and low driver	28	36	44	

1. USB functionality is ensured down to 2.7 V, but some USB electrical characteristics are degraded in 2.7 to 3.0 V range.

2. No external termination series resistors are required on USB_DP (D+) and USB_DM (D-). The matching impedance is already included in the embedded driver.

5.3.41 UCPD characteristics

UCPD controller complies with USB Type-C Rev 1.2 and USB Power Delivery Rev 3.0 specifications.

Table 152. UCPD characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V _{DD}	UCPD operating supply voltage	Sink mode only	3.0	3.3	3.6	V
		Sink and source mode	3.135	3.3	3.465	

5.3.42 JTAG/SWD interface characteristics

Unless otherwise specified, the parameters given in the tables below are derived from tests performed under the ambient temperature, f_{HCLKx} frequency and V_{DD} supply voltage conditions summarized in [Table 33](#), with the following configuration:

- Output speed set to OSPEEDRy[1:0] = 10
- Capacitive load C_L = 30 pF
- Measurement points done at 0.5 × V_{DD} level

Refer to [Section 5.3.14: I/O port characteristics](#) for more details on the input/output characteristics.

Table 153. JTAG characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
F _{TCK}	TCK clock frequency	2.7 V ≤ V _{DD} ≤ 3.6 V	-	-	38	MHz
		1.71 V ≤ V _{DD} ≤ 3.6 V	-	-	26	
t _{isu} (TMS)	TMS input setup time	-	1	-	-	ns
t _{ih} (TMS)	TMS input hold time	-	3	-	-	
t _{isu} (TDI)	TDI input setup time	-	2	-	-	
t _{ih} (TDI)	TDI input hold time	-	1	-	-	

Table 153. JTAG characteristics⁽¹⁾ (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$t_{ov}(TDO)$	TDO output valid time	$2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	-	9	13	ns
		$1.71\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	-	9	19	
$t_{oh}(TDO)$	TDO output hold time	-	7	-	-	

1. Evaluated by characterization. Not tested in production.

Table 154. SWD characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
F_{SWCLK}	SWCLK clock frequency	$2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	-	-	66.5	MHz
		$1.71\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	-	-	43	
$t_{su}(SWDIO)$	SWDIO input setup time	-	1	-	-	ns
$t_{h}(SWDIO)$	SWDIO input hold time	-	2.5	-	-	
$t_{ov}(SWDIO)$	SWDIO output valid time	$2.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	-	10.5	15	
		$1.71\text{ V} \leq V_{DD} \leq 3.6\text{ V}$	-	10.5	23	
$t_{oh}(SWDIO)$	SWDIO output hold time	-	7.5	-	-	

1. Evaluated by characterization. Not tested in production.

Figure 79. JTAG timing diagram





Figure 80. SWD timing diagram




6 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

6.1 UFQFPN48 package information

This UFQFPN is a 48 leads, 7x7 mm, 0.5 mm pitch, ultra thin fine pitch quad flat package

Figure 81. UFQFPN48 - Outline




1. Drawing is not to scale.
2. All leads/pads should also be soldered to the PCB to improve the lead/pad solder joint life.
3. There is an exposed die pad on the underside of the UFQFPN package. It is recommended to connect and solder this back-side pad to PCB ground.

Table 155. UFQFPN48 - Mechanical data

Symbol	millimeters			inches ⁽¹⁾		
	Min	Typ	Max	Min	Typ	Max
A	0.500	0.550	0.600	0.0197	0.0217	0.0236
A1	0.000	0.020	0.050	0.0000	0.0008	0.0020
D	6.900	7.000	7.100	0.2717	0.2756	0.2795
E	6.900	7.000	7.100	0.2717	0.2756	0.2795
D2	5.500	5.600	5.700	0.2165	0.2205	0.2244
E2	5.500	5.600	5.700	0.2165	0.2205	0.2244
L	0.300	0.400	0.500	0.0118	0.0157	0.0197
T	-	0.152	-	-	0.0060	-
b	0.200	0.250	0.300	0.0079	0.0098	0.0118
e	-	0.500	-	-	0.0197	-
ddd	-	-	0.080	-	-	0.0031

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 82. UFQFPN48 - Recommended footprint



1. Dimensions are expressed in millimeters.


Device marking for UFQFPN48

The following figure gives an example of topside marking versus pin 1 position identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.

Figure 83. UFQFPN48 marking example (package top view)



1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

6.2 LQFP48 package information

This LQFP is a 48-pin, 7 x 7 mm low-profile quad flat package

Note: See list of notes in the notes section.

Figure 84. LQFP48 - Outline⁽¹⁵⁾




Table 156. LQFP48 - Mechanical data

Symbol	millimeters			inches ⁽¹⁴⁾		
	Min	Typ	Max	Min	Typ	Max
A	-	-	1.60	-	-	0.0630
A1 ⁽¹²⁾	0.05	-	0.15	0.0020	-	0.0059
A2	1.35	1.40	1.45	0.0531	0.0551	0.0571
b ⁽⁹⁾⁽¹¹⁾	0.17	0.22	0.27	0.0067	0.0087	0.0106
b1 ⁽¹¹⁾	0.17	0.20	0.23	0.0067	0.0079	0.0090
c ⁽¹¹⁾	0.09	-	0.20	0.0035	-	0.0079
c1 ⁽¹¹⁾	0.09	-	0.16	0.0035	-	0.0063
D ⁽⁴⁾	9.00 BSC			0.3543 BSC		
D1 ⁽²⁾⁽⁵⁾	7.00 BSC			0.2756 BSC		
E ⁽⁴⁾	9.00 BSC			0.3543 BSC		
E1 ⁽²⁾⁽⁵⁾	7.00 BSC			0.2756 BSC		
e	0.50 BSC			0.1970 BSC		
L	0.45	0.60	0.75	0.0177	0.0236	0.0295
L1	1.00 REF			0.0394 REF		
N ⁽¹³⁾	48					
θ	0°	3.5°	7°	0°	3.5°	7°
θ1	0°	-	-	0°	-	-
θ2	10°	12°	14°	10°	12°	14°
θ3	10°	12°	14°	10°	12°	14°
R1	0.08	-	-	0.0031	-	-
R2	0.08	-	0.20	0.0031	-	0.0079
S	0.20	-	-	0.0079	-	-
aaa ⁽¹⁾⁽⁷⁾	0.20			0.0079		
bbb ⁽¹⁾⁽⁷⁾	0.20			0.0079		
ccc ⁽¹⁾⁽⁷⁾	0.08			0.0031		
ddd ⁽¹⁾⁽⁷⁾	0.08			0.0031		

1. Dimensioning and tolerancing schemes conform to ASME Y14.5M-1994.
2. The Top package body size may be smaller than the bottom package size by as much as 0.15 mm.
3. Datums A-B and D to be determined at datum plane H.
4. To be determined at seating datum plane C.
5. Dimensions D1 and E1 do not include mold flash or protrusions. Allowable mold flash or protrusions is "0.25 mm" per side. D1 and E1 are Maximum plastic body size dimensions including mold mismatch.
6. Details of pin 1 identifier are optional but must be located within the zone indicated.
7. All Dimensions are in millimeters.
8. No intrusion allowed inwards the leads.
9. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum "b" dimension by more than 0.08 mm. Dambar cannot be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm for 0.4 mm and 0.5 mm pitch packages.
10. Exact shape of each corner is optional.
11. These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.
12. A1 is defined as the distance from the seating plane to the lowest point on the package body.
13. "N" is the number of terminal positions for the specified body size.
14. Values in inches are converted from mm and rounded to 4 decimal digits.
15. Drawing is not to scale.

The diagram illustrates the mechanical dimensions of the 5B_LQFP48 package. The package is square with a total width and height of 9.70 mm. The pin pitch is 0.50 mm. The pin numbers are 1 through 48, arranged in a 4x12 grid. The dimensions are as follows:

- Overall width: 9.70 mm
- Overall height: 9.70 mm
- Pin pitch: 0.50 mm
- Distance from the center of the package to the center of the pins on the top and bottom edges: 5.80 mm
- Distance from the center of the package to the center of the pins on the left and right edges: 7.30 mm
- Distance from the top edge of the package to the center of the top pins: 1.20 mm
- Distance from the bottom edge of the package to the center of the bottom pins: 1.20 mm
- Distance from the left edge of the package to the center of the left pins: 0.20 mm
- Distance from the right edge of the package to the center of the right pins: 0.30 mm


Device marking for LQFP48

The following figure gives an example of topside marking versus pin 1 position identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which depend on supply chain operations, are not indicated below.

Figure 86. LQFP48 marking example (package top view)



1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

6.3 LQFP64 package information

This LQFP is 64-pin, 10 x 10 mm low-profile quad flat package.

Note: See list of notes in the notes section.

Figure 87. LQFP64 - Outline⁽¹⁵⁾




Table 157. LQFP64 - Mechanical data


Symbol	millimeters			inches ⁽¹⁴⁾		
	Min	Typ	Max	Min	Typ	Max
A	-	-	1.60	-	-	0.0630
A1 ⁽¹²⁾	0.05	-	0.15	0.0020	-	0.0059
A2	1.35	1.40	1.45	0.0531	0.0551	0.0570
b ⁽⁹⁾⁽¹¹⁾	0.17	0.22	0.27	0.0067	0.0087	0.0106
b1 ⁽¹¹⁾	0.17	0.20	0.23	0.0067	0.0079	0.0091
c ⁽¹¹⁾	0.09	-	0.20	0.0035	-	0.0079
c1 ⁽¹¹⁾	0.09	-	0.16	0.0035	-	0.0063
D ⁽⁴⁾	12.00 BSC			0.4724 BSC		
D1 ⁽²⁾⁽⁵⁾	10.00 BSC			0.3937 BSC		
E ⁽⁴⁾	12.00 BSC			0.4724 BSC		
E1 ⁽²⁾⁽⁵⁾	10.00 BSC			0.3937 BSC		
e	0.50 BSC			0.1970 BSC		
L	0.45	0.60	0.75	0.0177	0.0236	0.0295
L1	1.00 REF			0.0394 REF		
N ⁽¹³⁾	64					
θ	0°	3.5°	7°	0°	3.5°	7°
θ1	0°	-	-	0°	-	-
θ2	10°	12°	14°	10°	12°	14°
θ3	10°	12°	14°	10°	12°	14°
R1	0.08	-	-	0.0031	-	-
R2	0.08	-	0.20	0.0031	-	0.0079
S	0.20	-	-	0.0079	-	-
aaa ⁽¹⁾	0.20			0.0079		
bbb ⁽¹⁾	0.20			0.0079		
ccc ⁽¹⁾	0.08			0.0031		
ddd ⁽¹⁾	0.08			0.0031		

Notes:

1. Dimensioning and tolerancing schemes conform to ASME Y14.5M-1994.
2. The Top package body size may be smaller than the bottom package size by as much as 0.15 mm.
3. Datums A-B and D to be determined at datum plane H.
4. To be determined at seating datum plane C.
5. Dimensions D1 and E1 do not include mold flash or protrusions. Allowable mold flash or protrusions is "0.25 mm" per side. D1 and E1 are Maximum plastic body size dimensions including mold mismatch.
6. Details of pin 1 identifier are optional but must be located within the zone indicated.
7. All Dimensions are in millimeters.
8. No intrusion allowed inwards the leads.

9. Dimension “b” does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum “b” dimension by more than 0.08 mm. Dambar cannot be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm for 0.4 mm and 0.5 mm pitch packages.
10. Exact shape of each corner is optional.
11. These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.
12. A1 is defined as the distance from the seating plane to the lowest point on the package body.
13. “N” is the number of terminal positions for the specified body size.
14. Values in inches are converted from mm and rounded to 4 decimal digits.
15. Drawing is not to scale.

Figure 88. LQFP64 - Recommended footprint



1. Dimensions are expressed in millimeters.


Device marking for LQFP64

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which also depend on supply chain operations, are not indicated below.

Figure 89. LQFP64 marking example (package top view)




1. Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

6.4 WLSCP90 package information

WLSCP is a 90 balls, 4.20 x 3.95 mm, 0.4 mm pitch, wafer level chip scale package.

Figure 90. WLSCP90 - Outline



1. Drawing is not to scale.
2. Dimension is measured at the maximum bump diameter parallel to primary datum Z.
3. Primary datum Z and seating plane are defined by the spherical crowns of the bump.
4. Bump position designation per JESD 95-1, SPP-010.

Table 158. WLCSP90 - Mechanical data

Symbol	millimeters			inches ⁽¹⁾		
	Min	Typ	Max	Min	Typ	Max
A ⁽²⁾	-	-	0.59	-	-	0.023
A1	-	0.18	-	-	0.007	-
A2	-	0.38	-	-	0.015	-
A3 ⁽³⁾	-	0.025	-	-	0.001	-
b	0.22	0.25	0.28	0.009	0.010	0.011
D	4.19	4.20	4.21	0.165	0.165	0.166
E	3.93	3.95	3.97	0.155	0.156	0.156
e	-	0.40	-	-	0.016	-
e1	-	3.40	-	-	0.134	-
e2	-	3.12	-	-	0.123	-
F ⁽⁴⁾	-	0.400	-	-	0.016	-
G ⁽⁴⁾	-	0.416	-	-	0.016	-
aaa	-	-	0.10	-	-	0.004
bbb	-	-	0.10	-	-	0.004
ccc	-	-	0.10	-	-	0.004
ddd	-	-	0.05	-	-	0.002
eee	-	-	0.05	-	-	0.002

1. Values in inches are converted from mm and rounded to 4 decimal digits.
2. The maximum total package height is calculated by the RSS method (Root Sum Square) using nominal and tolerances values of A1 and A2.
3. Back side coating. Nominal dimension is rounded to the 3rd decimal place resulting from process capability.
4. Calculated dimensions are rounded to the 3rd decimal place

Figure 91. WLCSP90 - Recommended footprint




Table 159. WLCSP90 - Recommended PCB design rules

Dimension	Recommended values
Pitch	0.4 mm
Dpad	0,225 mm
Dsm	0.290 mm typ. (depends on soldermask registration tolerance)
Stencil opening	0.250 mm
Stencil thickness	0.100 mm


Device marking for WLCSP90

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which also depend on supply chain operations, are not indicated below.

Figure 92. WLCSP90 marking example (package top view)



1. Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

6.5 LQFP100 package information

This LQFP is 100 lead, 14 x 14 mm low-profile quad flat package.

Note: See list of notes in the notes section.

Figure 93. LQFP100 - Outline⁽¹⁵⁾





Table 160. LQFP100 - Mechanical data

Symbol	millimeters			inches ⁽¹⁴⁾		
	Min	Typ	Max	Min	Typ	Max
A	-	1.50	1.60	-	0.0590	0.0630
A1 ⁽¹²⁾	0.05	-	0.15	0.0019	-	0.0059
A2	1.35	1.40	1.45	0.0531	0.0551	0.0570
b ⁽⁹⁾⁽¹¹⁾	0.17	0.22	0.27	0.0067	0.0087	0.0106
b1 ⁽¹¹⁾	0.17	0.20	0.23	0.0067	0.0079	0.0090
c ⁽¹¹⁾	0.09	-	0.20	0.0035	-	0.0079
c1 ⁽¹¹⁾	0.09	-	0.16	0.0035	-	0.0063
D ⁽⁴⁾	16.00			0.6299		
D1 ⁽²⁾⁽⁵⁾	14.00			0.5512		
E ⁽⁴⁾	16.00			0.6299		
E1 ⁽²⁾⁽⁵⁾	14.00			0.5512		
e	-	0.50	-	-	0.0197	-
L	0.45	0.60	0.75	0.177	0.0236	0.0295
L1 ⁽¹⁾⁽¹¹⁾	1.00			-	0.0394	-
N	100					
θ	0°	3.5°	7°	0°	3.5°	7°
θ1	0°	-	-	0°	-	-
θ2	10°	12°	14°	10°	12°	14°
θ3	10°	12°	14°	10°	12°	14°
R1	0.08	-	-	0.0031	-	-
R2	0.08	-	0.20	0.0031	-	0.0079
S	0.20	-	-	0.0079	-	-
aaa	0.20			0.0079		
bbb	0.20			0.0079		
ccc	0.08			0.0031		
ddd	0.08			0.0031		

Notes:

1. Dimensioning and tolerancing schemes conform to ASME Y14.5M-1994.
2. The Top package body size may be smaller than the bottom package size by as much as 0.15 mm.
3. Datums A-B and D to be determined at datum plane H.
4. To be determined at seating datum plane C.
5. Dimensions D1 and E1 do not include mold flash or protrusions. Allowable mold flash or protrusions is "0.25 mm" per side. D1 and E1 are Maximum plastic body size dimensions including mold mismatch.
6. Details of pin 1 identifier are optional but must be located within the zone indicated.
7. All Dimensions are in millimeters.
8. No intrusion allowed inwards the leads.
9. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum "b" dimension by more than 0.08 mm. Dambar cannot be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm for 0.4 mm and 0.5 mm pitch packages.
10. Exact shape of each corner is optional.
11. These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.
12. A1 is defined as the distance from the seating plane to the lowest point on the package body.
13. "N" is the number of terminal positions for the specified body size.
14. Values in inches are converted from mm and rounded to 4 decimal digits.
15. Drawing is not to scale.

Figure 94. LQFP100 - Recommended footprint


1. Dimensions are expressed in millimeters.

Device marking for LQFP100

The following figure gives an example of topside marking orientation versus pin 1 identifier location. The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which also depend on supply chain operations, are not indicated below.

Figure 95. LQFP100 marking example (package top view)




1. Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

6.6 UFBGA132 package information

This UFBGA is a 132-ball, 7 x 7 mm ultra thin fine pitch ball grid array package.

Figure 96. UFBGA132 - Outline



1. Drawing is not to scale.

Table 161. UFBGA132 - Mechanical data

Symbol	millimeters			inches ⁽¹⁾		
	Min	Typ	Max	Min	Typ	Max
A	-	-	0.600	-	-	0.0236
A1	-	-	0.110	-	-	0.0043
A2	-	0.450	-	-	0.0177	-
A3	-	0.130	-	-	0.0051	-
A4	-	0.320	-	-	0.0126	-
b	0.240	0.290	0.340	0.0094	0.0114	0.0134
D	6.850	7.000	7.150	0.2697	0.2756	0.2815
D1	-	5.500	-	-	0.2165	-
E	6.850	7.000	7.150	0.2697	0.2756	0.2815
E1	-	5.500	-	-	0.2165	-

Table 161. UFBGA132 - Mechanical data (continued)

Symbol	millimeters			inches ⁽¹⁾		
	Min	Typ	Max	Min	Typ	Max
e	-	0.500	-	-	0.0197	-
Z	-	0.750	-	-	0.0295	-
ddd	-	0.080	-	-	0.0031	-
eee	-	0.150	-	-	0.0059	-
fff	-	0.050	-	-	0.0020	-

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 97. UFBGA132 - Recommended footprint




Table 162. UFBGA132 - Recommended PCB design rules (0.5 mm pitch BGA)

Dimension	Recommended values
Pitch	0.5 mm
Dpad	0.280 mm
Dsm	0.370 mm typ. (depends on the soldermask registration tolerance)
Stencil opening	0.280 mm
Stencil thickness	Between 0.100 mm and 0.125 mm
Pad trace width	0.100 mm
Ball diameter	0.280 mm


Device marking for UFBGA132

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which also depend on supply chain operations, are not indicated below.

Figure 98. UFBGA132 marking example (package top view)



1. Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

6.7 LQFP144 package information

This LQFP is a 144-pin, 20 x 20 mm low-profile quad flat package.

Note: See list of notes in the notes section.

Figure 99. LQFP144 - Outline⁽¹⁵⁾




Table 163. LQFP144 - Mechanical data


Symbol	millimeters			inches ⁽¹⁴⁾		
	Min	Typ	Max	Min	Typ	Max
A	-	-	1.60	-	-	0.0630
A1 ⁽¹²⁾	0.05	-	0.15	0.0020	-	0.0059
A2	1.35	1.40	1.45	0.0531	0.0551	0.0571
b ⁽⁹⁾⁽¹¹⁾	0.17	0.22	0.27	0.0067	0.0087	0.0106
b1 ⁽¹¹⁾	0.17	0.20	0.23	0.0067	0.0079	0.0090
c ⁽¹¹⁾	0.09	-	0.20	0.0035	-	0.0079
c1 ⁽¹¹⁾	0.09	-	0.16	0.0035	-	0.0063
D ⁽⁴⁾	22.00 BSC			0.8661 BSC		
D1 ⁽²⁾⁽⁵⁾	20.00 BSC			0.7874 BSC		
E ⁽⁴⁾	22.00 BSC			0.8661 BSC		
E1 ⁽²⁾⁽⁵⁾	20.00 BSC			0.7874 BSC		
e	0.50 BSC			0.0197 BSC		
L	0.45	0.60	0.75	0.0177	0.0236	0.0295
L1	1.00 REF			0.0394 REF		
N ⁽¹³⁾	144					
θ	0°	3.5°	7°	0°	3.5°	7°
θ1	0°	-	-	0°	-	-
θ2	10°	12°	14°	10°	12°	14°
θ3	10°	12°	14°	10°	12°	14°
R1	0.08	-	-	0.0031	-	-
R2	0.08	-	0.20	0.0031	-	0.0079
S	0.20	-	-	0.0079	-	-
aaa	0.20			0.0079		
bbb	0.20			0.0079		
ccc	0.08			0.0031		
ddd	0.08			0.0031		

Notes:

1. Dimensioning and tolerancing schemes conform to ASME Y14.5M-1994.
2. The Top package body size may be smaller than the bottom package size by as much as 0.15 mm.
3. Datums A-B and D to be determined at datum plane H.
4. To be determined at seating datum plane C.

5. Dimensions D1 and E1 do not include mold flash or protrusions. Allowable mold flash or protrusions is "0.25 mm" per side. D1 and E1 are Maximum plastic body size dimensions including mold mismatch.
6. Details of pin 1 identifier are optional but must be located within the zone indicated.
7. All Dimensions are in millimeters.
8. No intrusion allowed inwards the leads.
9. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum "b" dimension by more than 0.08 mm. Dambar cannot be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm for 0.4 mm and 0.5 mm pitch packages.
10. Exact shape of each corner is optional.
11. These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.
12. A1 is defined as the distance from the seating plane to the lowest point on the package body.
13. "N" is the number of terminal positions for the specified body size.
14. Values in inches are converted from mm and rounded to 4 decimal digits.
15. Drawing is not to scale.

Figure 100. LQFP144 - Recommended footprint



1. Dimensions are expressed in millimeters.


Device marking for LQFP144

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which also depend on supply chain operations, are not indicated below.

Figure 101. LQFP144 marking example (package top view)




1. Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

6.8 UFBGA169 package information

This UFBGA is a 169-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball grid array package.

Figure 102. UFBGA169 - Outline



1. Drawing is not to scale.

Table 164. UFBGA169 - Mechanical data

Symbol	millimeters			inches ⁽¹⁾		
	Min.	Typ.	Max.	Min.	Typ.	Max.
A	0.460	0.530	0.600	0.0181	0.0209	0.0236
A1	0.050	0.080	0.110	0.0020	0.0031	0.0043
A2	0.400	0.450	0.500	0.0157	0.0177	0.0197
A3	-	0.130	-	-	0.0051	-
A4	0.270	0.320	0.370	0.0106	0.0126	0.0146
b	0.230	0.280	0.330	0.0091	0.0110	0.0130
D	6.950	7.000	7.050	0.2736	0.2756	0.2776
D1	5.950	6.000	6.050	0.2343	0.2362	0.2382
E	6.950	7.000	7.050	0.2736	0.2756	0.2776
E1	5.950	6.000	6.050	0.2343	0.2362	0.2382
e	-	0.500	-	-	0.0197	-
F	0.450	0.500	0.550	0.0177	0.0197	0.0217

Table 164. UFBGA169 - Mechanical data (continued)

Symbol	millimeters			inches ⁽¹⁾		
	Min.	Typ.	Max.	Min.	Typ.	Max.
ddd	-	-	0.100	-	-	0.0039
eee	-	-	0.150	-	-	0.0059
fff	-	-	0.050	-	-	0.0020

1. Values in inches are converted from mm and rounded to 4 decimal digits.

Figure 103. UFBGA169 - Recommended footprint




Table 165. UFBGA169 - Recommended PCB design rules (0.5 mm pitch BGA)

Dimension	Recommended values
Pitch	0.5 mm
Dpad	0.27 mm
Dsm	0.35 mm typ. (depends on the soldermask registration tolerance)
Solder paste	0.27 mm aperture diameter.

Note: *Non-solder mask defined (NSMD) pads are recommended.
4 to 6 mils solder paste screen printing process.*


Device marking for UFBGA169

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

The printed markings may differ depending on the supply chain.

Other optional marking or inset/upset marks, which also depend on supply chain operations, are not indicated below.

Figure 104. UFBGA169 marking example (package top view)



1. Parts marked as ES or E or accompanied by an Engineering Sample notification letter are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

6.9 Package thermal characteristics

The maximum chip-junction temperature, $T_J \text{ max}$, in degrees Celsius, can be calculated using the following equation:

$$T_J \text{ max} = T_A \text{ max} + (P_D \text{ max} \times \Theta_{JA})$$

where:

- $T_A \text{ max}$ is the maximum ambient temperature in °C.
- Θ_{JA} is the package junction-to-ambient thermal resistance in °C/W.
- $P_D \text{ max}$ is the sum of $P_{INT} \text{ max}$ and $P_{I/O} \text{ max}$ ($P_D \text{ max} = P_{INT} \text{ max} + P_{I/O} \text{ max}$).
- $P_{INT} \text{ max}$ is the product of I_{DD} and V_{DD} , expressed in Watts. This is the maximum chip internal power.

$P_{I/O} \text{ max}$ represents the maximum power dissipation on output pins:

$$P_{I/O} \text{ max} = \sum(V_{OL} \times I_{OL}) + \sum((V_{DDIOx} - V_{OH}) \times I_{OH})$$

taking into account the actual V_{OL}/I_{OL} and V_{OH}/I_{OH} of the I/Os at low and high level in the application.

Table 166. Package thermal characteristics

Symbol	Parameter	Package	Value	Unit
Θ_{JA}	Thermal resistance junction-ambient	LQFP48 7 x 7 mm	45.8	°C/W
		UFQFPN48 7 x 7 mm	26.9	
		LQFP64 10 x 10 mm	39.6	
		WLCSP90 4.2 x 3.95 mm	42.3	
		LQFP100 - 14 x 14 m	34.4	
		UFBGA132 7 x 7 mm	35.2	
		LQFP144 20 x 20 mm	35.9	
		UFBGA169 7 x 7 mm	33.7	
Θ_{JB}	Thermal resistance junction-board	LQFP48 7 x 7 mm	23.4	
		UFQFPN48 7 x 7 mm	11.2	
		LQFP64 10 x 10 mm	22	
		WLCSP90 4.2 x 3.95 mm	27.5	
		LQFP100 - 14 x 14 m	20.3	
		UFBGA132 7 x 7 mm	20.7	
		LQFP144 20 x 20 mm	24.8	
		UFBGA169 7 x 7 mm	19.3	
Θ_{JC}	Thermal resistance junction-top case	LQFP48 7 x 7 mm	10.7	
		UFQFPN48 7 x 7 mm	8	
		LQFP64 10 x 10 mm	9.0	
		WLCSP90 4.2 x 3.95 mm	1.6	
		LQFP100 - 14 x 14 m	7.4	
		UFBGA132 7 x 7 mm	8.3	
		LQFP144 20 x 20 mm	7.6	
		UFBGA169 7 x 7 mm	8.3	

7 Ordering information

Example:	STM32	U	585	V	I	T	6	Q	TR
Device family									
STM32 = Arm based 32-bit microcontroller									
Product type									
U = ultra-low-power									
Device subfamily									
585 = STM32U585xx with OTG and AES hardware encryption									
Pin count									
C = 48 pins R = 64 pins O = 90 pins V = 100 pins Q = 132 balls Z = 144 pins A = 169 balls									
Flash memory size									
I = 2 Mbytes									
Package									
T = LQFP I = UFBGA (7 x 7 mm) U = UFQFPN Y = WLCSP									
Temperature range									
6 = Industrial temperature range, −40 to 85 °C (105 °C junction) 3 = Industrial temperature range, −40 to 125 °C (130 °C junction)									
Dedicated pinout									
Q = Dedicated pinout supporting SMPS step-down converter									
Packing									
TR = tape and reel xxx = programmed parts									

For a list of available options (such as speed or package) or for further information on any aspect of this device, contact the nearest ST sales office.

8 Important security notice

The STMicroelectronics group of companies (ST) places a high value on product security, which is why the ST product(s) identified in this documentation may be certified by various security certification bodies and/or may implement our own security measures as set forth herein. However, no level of security certification and/or built-in security measures can guarantee that ST products are resistant to all forms of attacks. As such, it is the responsibility of each of ST's customers to determine if the level of security provided in an ST product meets the customer needs both in relation to the ST product alone, as well as when combined with other components and/or software for the customer end product or application. In particular, take note that:

- ST products may have been certified by one or more security certification bodies, such as Platform Security Architecture (www.psacertified.org) and/or Security Evaluation standard for IoT Platforms (www.trustcb.com). For details concerning whether the ST product(s) referenced herein have received security certification along with the level and current status of such certification, either visit the relevant certification standards website or go to the relevant product page on www.st.com for the most up to date information. As the status and/or level of security certification for an ST product can change from time to time, customers should re-check security certification status/level as needed. If an ST product is not shown to be certified under a particular security standard, customers should not assume it is certified.
- Certification bodies have the right to evaluate, grant and revoke security certification in relation to ST products. These certification bodies are therefore independently responsible for granting or revoking security certification for an ST product, and ST does not take any responsibility for mistakes, evaluations, assessments, testing, or other activity carried out by the certification body with respect to any ST product.
- Industry-based cryptographic algorithms (such as AES, DES, or MD5) and other open standard technologies which may be used in conjunction with an ST product are based on standards which were not developed by ST. ST does not take responsibility for any flaws in such cryptographic algorithms or open technologies or for any methods which have been or may be developed to bypass, decrypt or crack such algorithms or technologies.
- While robust security testing may be done, no level of certification can absolutely guarantee protections against all attacks, including, for example, against advanced attacks which have not been tested for, against new or unidentified forms of attack, or against any form of attack when using an ST product outside of its specification or intended use, or in conjunction with other components or software which are used by customer to create their end product or application. ST is not responsible for resistance against such attacks. As such, regardless of the incorporated security features and/or any information or support that may be provided by ST, each customer is solely responsible for determining if the level of attacks tested for meets their needs, both in relation to the ST product alone and when incorporated into a customer end product or application.
- All security features of ST products (inclusive of any hardware, software, documentation, and the like), including but not limited to any enhanced security features added by ST, are provided on an "AS IS" BASIS. AS SUCH, TO THE EXTENT PERMITTED BY APPLICABLE LAW, ST DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE, unless the applicable written and signed contract terms specifically provide otherwise.

9 Revision history

Table 167. Document revision history

Date	Revision	Changes
02-Sep-2021	1	Initial release.
24-Sep-2021	2	Updated: – Figure 24 and Figure 25: STM32U585xQ power supply scheme (with SMPS) – Figure 28: AC timing diagram for high-speed external clock source – Figure 29: AC timing diagram for low-speed external square clock source – V_{DDCoef} values in Table 36: Embedded internal voltage reference – $I_{DD(RUN)}$ Range 2 values in Table 37 and Table 38 – New consumption Table 40, Table 42, Table 45, Table 46, Table 50, Table 52, Table 54, Table 56, Table 58, Table 60, Table 66, Table 68 – All values in consumption Table 53, Table 55, Table 57, Table 59, Table 65 – All values in Table 71, Table 72, Table 73 – USER TROM COVERAGE removed in Table 80: MSI oscillator characteristics – Table 84: PLL characteristics
19-Nov-2021	3	Updated: – Security and cryptography – 'legacy' replaced by 'without SMPS' in Table 2: STM32U585xx features and peripheral counts – PSSI in Table 10: Functionalities depending on the working mode – Table 38 and new Table 39: Current consumption in Run mode on SMPS, code with data processing running from Flash memory, ICACHE ON (1-way), prefetch ON, $V_{DD} = 3.0\text{ V}$ – Table 45 and new Table 46: Current consumption in Sleep mode on SMPS, Flash memory in power down, $V_{DD} = 3.0\text{ V}$ – Table 47: SRAM1/SRAM3 current consumption in Run/Sleep mode with LDO and SMPS – $t_{wu(\text{Sleep})}$ max in Table 74: Low-power mode wakeup timings on SMPS – Footnote 8 on Table 82: MSI oscillator characteristics – $t_{SU(RX)}$ in Table 147: USART characteristics – Section 6.5: LQFP100 package information
13-Dec-2021	4	Updated: – FMC_A16 and FMC_A17 in Table 26: STM32U585xx pin definitions and Table 28: Alternate function AF8 to AF15 – New $t_{VBAT\_BOR\_sampling}$ in Table 34: Embedded reset and power control block characteristics – C_{S_PARA} in Table 79: LSE oscillator characteristics ($f_{LSE} = 32.768\text{ kHz}$) – Figure 32: Typical application with a 32.768 kHz crystal
13-Mar-2022	5	Updated: – GPIOs and capacitive sensing in Table 2: STM32U585xx features and peripheral counts – Figure 1: STM32U585xx block diagram – V_{BAT} in Section 3.9.1: Power supply schemes

Table 167. Document revision history (continued)

Date	Revision	Changes
13-Mar-2022	5 (cont'd)	– Backup domain in <i>Figure 2</i> and <i>Figure 3: STM32U585xx power supply overview (without SMPS)</i> – IWDG in <i>Table 10: Functionalities depending on the working mode</i> – New sentence beg. of <i>Section 3.25: Octo-SPI interface (OCTOSPI)</i> – <i>Section 3.25.1: OCTOSPI TrustZone security</i> – <i>Figure 9: UFQFPN48_SMPS pinout</i> – PB2 I/O structure in <i>Table 27: STM32U585xx pin definitions</i> – Notes of <i>Table 51: Current consumption in Stop 1 mode on LDO</i> – <i>Table 52: Current consumption during wakeup from Stop 1 mode on LDO</i> – Notes of <i>Table 53: Current consumption in Stop 1 mode on SMPS</i> – <i>Table 54: Current consumption during wakeup from Stop 1 mode on SMPS</i> – <i>Table SRAM static power consumption in Stop 2 when supplied by LDO moved</i> – Notes of <i>Table 55: Current consumption in Stop 2 mode on LDO</i> – <i>Table 57: Current consumption during wakeup from Stop 2 mode on LDO</i> – <i>Table SRAM static power consumption in Stop 2 when supplied by SMPS moved</i> – <i>Table 60: Current consumption during wakeup from Stop 2 mode on SMPS</i> – Notes of <i>Table 58: Current consumption in Stop 2 mode on SMPS</i> – <i>Table SRAM static power consumption in Stop 3 when supplied by LDO moved</i> – <i>Table 63: Current consumption during wakeup from Stop 3 mode on LDO</i> – <i>Table SRAM static power consumption in Stop 3 when supplied by SMPS moved</i> – Notes of <i>Table 64: Current consumption in Stop 3 mode on SMPS</i> – <i>Table 66: Current consumption during wakeup from Stop 3 mode on SMPS</i> – <i>Table 68: Current consumption during wakeup from Standby mode</i> – Notes of <i>Table 69: Current consumption in Shutdown mode</i> – <i>Table 70: Current consumption during wakeup from Shutdown mode</i> – <i>twu(Sleep)</i> and notes of <i>Table 73: Low-power mode wakeup timings on LDO</i> – Notes <i>Table 75: Regulator mode transition times</i> – <i>Output driving current</i> – Notes of <i>Table 95: Output voltage characteristics</i> – New <i>Table 96: Output voltage characteristics for FT_t I/Os in VBAT mode</i> – Notes of <i>Table 97: Output AC characteristics, HSLV OFF (all I/Os except FT_c)</i> – Notes of <i>Table 98: Output AC characteristics, HSLV ON (all I/Os except FT_c)</i> – <i>Table 100: Output AC characteristics for FT_t I/Os in VBAT mode</i> – <i>fAHB_CAL</i> removed from <i>Table 104: 14-bit ADC1 characteristics</i> – <i>Table 114: DAC characteristics</i> – <i>R_{Load}</i> and <i>en</i> in <i>Table 118: OPAMP characteristics</i> – New <i>Figure 44: OPAMP voltage noise density, normal mode, R_{LOAD} = 3.9 kΩ</i> and <i>Figure 45: OPAMP voltage noise density, low-power mode, R_{LOAD} = 20 kΩ</i> – <i>tLv(NOE_NE)</i> in <i>Table 131: Asynchronous multiplexed PSRAM/NOR read timings</i> – <i>Section 6.2: LQFP48 package information</i> – <i>Section 6.3: LQFP64 package information</i> – <i>Section 6.5: LQFP100 package information</i> – <i>Section 6.7: LQFP144 package information</i> – Disclaimer

Table 167. Document revision history (continued)

Date	Revision	Changes
2-Jun-2022	6	Added: – Section 8: Important security notice Updated: – Up to 22 capacitive sensing channels – Section 2: Description – Table 2.: STM32U585xx features and peripheral counts – Section 3.36: Touch sensing controller (TSC) – TSC_G3_IO1/TSC_G1_IO4 are removed from PC2/PC3 in Table 27.: STM32U585xx pin definitions and Table 29.: Alternate function AF8 to AF15 – Table 72.: Typical dynamic current consumption of peripherals – Table 90: EMI characteristics for $f_{HSE} = 8\text{ MHz}$ and $f_{HCLK} = 160\text{ MHz}$ – Minimum value added for PSSR in Table 118.: OPAMP characteristics – Disclaimer

IMPORTANT NOTICE – READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2022 STMicroelectronics – All rights reserved

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[STMicroelectronics:](#)

[STM32U585QII3](#) [STM32U585AII6](#) [STM32U585AII6Q](#) [STM32U585CIT6](#) [STM32U585CIT6Q](#) [STM32U585CIU6](#)
[STM32U585CIU6Q](#) [STM32U585OIY6QTR](#) [STM32U585QII3TR](#) [STM32U585QII6](#) [STM32U585QII6Q](#)
[STM32U585RIT6](#) [STM32U585RIT6Q](#) [STM32U585VIT6](#) [STM32U585VIT6Q](#) [STM32U585ZIT6](#) [STM32U585ZIT6Q](#)
[STM32U585QII6TR](#) [STM32U585VIT6TR](#) [STM32U585CIU3Q](#) [STM32U585VIT3Q](#) [STM32U585RIT6TR](#)
[STM32U585AII6TR](#) [STM32U585QII6QTR](#) [STM32U585RIT6QTR](#) [STM32U585VIT6QTR](#) [STM32U585AII3](#)
[STM32U585CIT3](#) [STM32U585CIT3TR](#) [STM32U585AII6QTR](#) [STM32U585RIT3](#) [STM32U585CIU6TR](#)
[STM32U585QII3Q](#) [STM32U585QII3QTR](#) [STM32U585RIT3TR](#) [STM32U585VIT3](#) [STM32U585ZIT3Q](#)
[STM32U585ZIT3QTR](#) [STM32U585RIT3Q](#)

Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

 View [STM32U585RIT6](#) on WIN SOURCE

 [STMicroelectronics](#) Information

Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management