



**THE DATASHEET OF  
LTC4274IUHF#TRPBF**



## Single PoE+ PSE Controller

### FEATURES

- Compliant with IEEE 802.3at Type 1 and 2
- 0.34Ω Total Channel Resistance
  - 130mW/Port at 600mA
- Advanced Power Management
  - 8-Bit Programmable Current Limit ( $I_{LIM}$ )
  - 7-Bit Programmable Overload Currents ( $I_{CUT}$ )
  - Fast Shutdown
  - 14.5-Bit Port Current/Voltage Monitoring
  - 2-Event Classification
- Very High Reliability 4-Point PD Detection
  - 2-Point Forced Voltage
  - 2-Point Forced Current
- High Capacitance Legacy Device Detection
- LTC4259A-1 and LTC4266 SW Compatible
- 1MHz I<sup>2</sup>C Compatible Serial Control Interface
- Midspan Backoff Timer
- Supports Proprietary Power Levels Above 25W
- Available in 38-Pin 5mm × 7mm QFN Package

### APPLICATIONS

- PSE Switches/Routers
- PSE Midspans

LT, LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks and ThinSOT and LTPoE++ are trademarks of Analog Devices, Inc. All other trademarks are the property of their respective owners.


### DESCRIPTION

The LTC<sup>®</sup>4274 is a single power sourcing equipment controller designed for use in IEEE 802.3 Type 1 and Type 2 (high power) compliant Power over Ethernet systems. External power MOSFETs enhance system reliability and minimize channel resistance, cutting power dissipation and eliminating the need for heatsinks even at Type 2 power levels. External power components also allow use at very high power levels while remaining otherwise compatible with the IEEE standard. 80V-rated port pins provide robust protection against external faults.

The LTC4274 includes advanced power management features, including current and voltage readback and programmable  $I_{CUT}$  and  $I_{LIM}$  thresholds. Available C libraries simplify software development; an optional AUTO pin mode provides fully IEEE-compliant standalone operation with no software required. Proprietary 4-point PD detection circuitry minimizes false PD detection while supporting legacy phone operation. Midspan operation is supported with built-in 2-event classification and backoff timing. Host communication is via a 1MHz I<sup>2</sup>C serial interface.

The LTC4274 is available in a 5mm × 7mm QFN package that significantly reduces board space compared with competing solutions.

### TYPICAL APPLICATION



# LTC4274

## ABSOLUTE MAXIMUM RATINGS

### Supply Voltages (Note 1)

AGND – V <sub>EE</sub> .....	–0.3V to 80V
DGND – V <sub>EE</sub> .....	–0.3V to 80V
V <sub>DD</sub> – DGND .....	–0.3V to 5.5V

### Digital Pins

SCL, SDAIN, SDAOUT, $\overline{\text{INT}}$ , $\overline{\text{SHDN}}$ , $\overline{\text{MSD}}$ , AD <sub>n</sub> , RESET, AUTO, MID .....	DGND –0.3V to V <sub>DD</sub> + 0.3V
--	--------------------------------------


### Analog Pins

GATE, SENSE, OUT .....	V <sub>EE</sub> –0.3V to V <sub>EE</sub> + 80V
------------------------	--

### Operating Temperature Range

LTC4274C .....	0°C to 70°C
LTC4274I .....	–40°C to 85°C
Junction Temperature (Note 2) .....	125°C
Storage Temperature Range .....	–65°C to 150°C
Lead Temperature (Soldering, 10 sec) .....	300°C

## PIN CONFIGURATION



## ORDER INFORMATION <http://www.linear.com/product/LTC4274#orderinfo>

LEAD FREE FINISH	TAPE AND REEL	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTC4274CUHF#PBF	LTC4274CUHF#TRPBF	4274	38-Lead (5mm × 7mm) Plastic QFN	0°C to 70°C
LTC4274IUHF#PBF	LTC4274IUHF#TRPBF	4274	38-Lead (5mm × 7mm) Plastic QFN	–40°C to 85°C

Consult LTC Marketing for parts specified with wider operating temperature ranges. \*The temperature grade is identified by a label on the shipping container.

For more information on lead free part marking, go to: <http://www.linear.com/leadfree/>

For more information on tape and reel specifications, go to: <http://www.linear.com/tapeandreel/>. Some packages are available in 500 unit reels through designated sales channels with #TRMPBF suffix.

**ELECTRICAL CHARACTERISTICS**

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at  $T_A = 25^\circ\text{C}$ .  $\text{AGND} - V_{EE} = 54\text{V}$ ,  $\text{AGND} = \text{DGND}$ , and  $V_{DD} - \text{DGND} = 3.3\text{V}$  unless otherwise noted. (Notes 3, 4)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
	Main PoE Supply Voltage	$\text{AGND} - V_{EE}$	●	45	57	V	
		For IEEE Type 1 Complaint Output	●	51	57	V	
	Undervoltage Lock-out Level		●	20	25	30	V
$V_{DD}$	$V_{DD}$ Supply Voltage	$V_{DD} - \text{DGND}$	●	3.0	3.3	4.3	V
	Undervoltage Lock-out		●	2.2		V	
	Allowable Digital Ground Offset	$\text{DGND} - V_{EE}$	●	25	57	V	
$I_{EE}$	$V_{EE}$ Supply Current	$(\text{AGND} - V_{EE}) = 55\text{V}$	●	-2.4	-5	mA	
$I_{DD}$	$V_{DD}$ Supply Current	$(V_{DD} - \text{DGND}) = 3.3\text{V}$	●	1.1	3	mA	

**Detection**

	Detection Current – Force Current	First Point, $\text{AGND} - V_{OUT} = 9\text{V}$	●	220	240	260	$\mu\text{A}$
		Second Point, $\text{AGND} - V_{OUT} = 3.5\text{V}$	●	140	160	180	$\mu\text{A}$
	Detection Voltage – Force Voltage	$\text{AGND} - V_{OUT}$ , $5\mu\text{A} \leq I_{OUT} \leq 500\mu\text{A}$	●	7	8	9	V
		First Point	●	3	4	5	V
	Detection Current Compliance	$\text{AGND} - V_{OUT} = 0\text{V}$	●	0.8	0.9	mA	
$V_{OC}$	Detection Voltage Compliance	$\text{AGND} - V_{OUT}$ , Open Port	●	10.4	12	V	
	Detection Voltage Slew Rate	$\text{AGND} - V_{OUT}$ , $C_{PORT} = 0.15\mu\text{F}$	●		0.01	$\text{V}/\mu\text{s}$	
	Min. Valid Signature Resistance		●	15.5	17	18.5	$\text{k}\Omega$
	Max. Valid Signature Resistance		●	27.5	29.7	32	$\text{k}\Omega$

**Classification**

$V_{CLASS}$	Classification Voltage	$\text{AGND} - V_{OUT}$ , $0\text{mA} \leq I_{CLASS} \leq 50\text{mA}$	●	16.0	20.5	V	
	Classification Current Compliance	$V_{OUT} = \text{AGND}$	●	53	61	67	mA
	Classification Threshold Current	Class 0 – 1	●	5.5	6.5	7.5	mA
		Class 1 – 2	●	13.5	14.5	15.5	mA
		Class 2 – 3	●	21.5	23	24.5	mA
		Class 3 – 4	●	31.5	33	34.9	mA
		Class 4 – Overcurrent	●	45.2	48	50.8	mA
$V_{MARK}$	Classification Mark State Voltage	$\text{AGND} - V_{OUT}$ , $0.1\text{mA} \leq I_{CLASS} \leq 10\text{mA}$	●	7.5	9	10	V
	Mark State Current Compliance	$V_{OUT} = \text{AGND}$	●	53	61	67	mA

**Gate Driver**

	GATE Pin Pull-Down Current	Port Off, $V_{GATE} = V_{EE} + 5\text{V}$	●	0.4		mA	
		Port Off, $V_{GATE} = V_{EE} + 1\text{V}$	●	0.08	0.12	mA	
	GATE Pin Fast Pull-Down Current	$V_{GATE} = V_{EE} + 5\text{V}$		30		mA	
	GATE Pin On Voltage	$V_{GATE} - V_{EE}$ , $I_{GATE} = 1\mu\text{A}$	●	8	12	14	V

**Output Voltage Sense**

$V_{PG}$	Power Good Threshold Voltage	$V_{OUT} - V_{EE}$	●	2	2.4	2.8	V
----------	------------------------------	--------------------	---	---	-----	-----	---

## ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at  $T_A = 25^\circ\text{C}$ .  $\text{AGND} - V_{EE} = 54\text{V}$ ,  $\text{AGND} = \text{DGND}$ , and  $V_{DD} - \text{DGND} = 3.3\text{V}$  unless otherwise noted. (Notes 3, 4)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
	OUT Pin Pull-Up Resistance to AGND	$0\text{V} \leq (\text{AGND} - V_{\text{OUT}}) \leq 5\text{V}$	●	300	500	700	$\text{k}\Omega$
<b>Current Sense</b>							
$V_{\text{CUT}}$	Overcurrent Sense Voltage	$V_{\text{SENSE}} - V_{EE}$ , $\text{icut1} = \text{hpen} = 00\text{h}$ $\text{hpen} = 01\text{h}$ , $\text{cut}[5:0] \geq 4$ (Note 12) $\text{cutrng} = 0$ $\text{cutrng} = 1$	●	180	188	196	mV
			●	9	9.38	9.75	mV/LSB
			●	4.5	4.69	4.88	mV/LSB
	Overcurrent Sense in AUTO Pin Mode	Class 0, Class 3 Class 1 Class 2 Class 4	●	90	94	98	mV
			●	26	28	30	mV
			●	49	52	55	mV
			●	152	159	166	mV
$V_{\text{LIM}}$	Active Current Limit in 802.3af Compliant Mode	$V_{\text{SENSE}} - V_{EE}$ , $\text{dblpwr} = \text{hpen} = 00\text{h}$ $V_{EE} = 55\text{V}$ (Note 12) $V_{EE} < V_{\text{OUT}} < \text{AGND} - 29\text{V}$ $\text{AGND} - V_{\text{OUT}} = 0\text{V}$	●	204	212	220	mV
			●	40		100	mV
$V_{\text{LIM}}$	Active Current Limit in High Power Mode	$\text{hpen} = 01\text{h}$ , $\text{lim1} = \text{C0h}$ , $V_{EE} = 55\text{V}$ $V_{\text{OUT}} - V_{EE} = 0\text{V}$ to $10\text{V}$ $V_{EE} + 23\text{V} < V_{\text{OUT}} < \text{AGND} - 29\text{V}$ $\text{AGND} - V_{\text{OUT}} = 0\text{V}$	●	204	212	221	mV
			●	100	106	113	mV
			●	20		50	mV
$V_{\text{LIM}}$	Active Current Limit in AUTO Pin Mode	$V_{\text{OUT}} - V_{EE} = 0\text{V}$ to $10\text{V}$ , $V_{EE} = 55\text{V}$ Class 0 to Class 3 Class 4	●	102	106	110	mV
			●	204	212	221	mV
$V_{\text{MIN}}$	DC Disconnect Sense Voltage	$V_{\text{SENSE}} - V_{EE}$ , $\text{rdis} = 0$ $V_{\text{SENSE}} - V_{EE}$ , $\text{rdis} = 1$	●	2.6	3.8	4.8	mV
			●	1.3	1.9	2.41	mV
$V_{\text{SC}}$	Short-Circuit Sense	$V_{\text{SENSE}} - V_{EE} - V_{\text{LIM}}$ , $\text{rdis} = 0$ $V_{\text{SENSE}} - V_{EE} - V_{\text{LIM}}$ , $\text{rdis} = 1$	●	160	200	255	mV
			●	75	100	135	mV
<b>Port Current ReadBack</b>							
	Resolution	No missing codes, $\text{fast\_iv} = 0$			14		bits
	LSB Weight	$V_{\text{SENSE}} - V_{EE}$			30.5		$\mu\text{V}/\text{LSB}$
	50-60Hz Noise Rejection	(Note 7)			30		dB
<b>Port Voltage ReadBack</b>							
	Resolution	No missing codes, $\text{fast\_iv} = 0$			14		bits
	LSB Weight	$\text{AGND} - V_{\text{OUT}}$			5.835		mV/LSB
	50-60Hz noise rejection	(Note 7)			30		dB
<b>Digital Interface</b>							
$V_{\text{ILD}}$	Digital Input Low Voltage	$\text{ADn}$ , $\text{SHDN}$ , $\text{RESET}$ , $\text{MSD}$ , $\text{AUTO}$ , $\text{MID}$ (Note 6)	●			0.8	V
	I <sup>2</sup> C Input Low Voltage	$\text{SCL}$ , $\text{SDAIN}$ (Note 6)	●			0.8	V
$V_{\text{IHD}}$	Digital Input High Voltage	(Note 6)	●	2.2			V
	Digital Output Low Voltage	$I_{\text{SDAOUT}} = 3\text{mA}$ , $I_{\text{INT}} = 3\text{mA}$ $I_{\text{SDAOUT}} = 5\text{mA}$ , $I_{\text{INT}} = 5\text{mA}$	●			0.4	V
			●			0.7	V

**ELECTRICAL CHARACTERISTICS** The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at  $T_A = 25^\circ\text{C}$ .  $\text{AGND} - V_{EE} = 54\text{V}$ ,  $\text{AGND} = \text{DGND}$ , and  $V_{DD} - \text{DGND} = 3.3\text{V}$  unless otherwise noted. (Notes 3, 4)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
	Internal Pull-Up to $V_{DD}$	$\overline{\text{ADn}}$ , $\overline{\text{SHDN}}$ , $\overline{\text{RESET}}$ , $\overline{\text{MSD}}$		50		$\text{k}\Omega$
	Internal Pull-Down to $\text{DGND}$	AUTO, MID		50		$\text{k}\Omega$

#### Timing Characteristics

$t_{\text{DET}}$	Detection Time	Beginning to End of Detection (Note 7)	●	270	290	310	ms
$t_{\text{DETDLY}}$	Detection Delay	From PD Connected to Port to Detection Complete (Note 7)	●	300		470	ms
$t_{\text{CLE1}}$	First Class Event Duration	(Note 7)	●	11	12	13	ms
$t_{\text{ME1}}$	First Mark Event Duration	(Notes 7, 11)	●	6.8	8.6	10.3	ms
$t_{\text{CLE2}}$	Second Class Event Duration	(Note 7)	●	11	12	13	ms
$t_{\text{ME2}}$	Second Mark Event Duration	(Note 7)	●	19	22		ms
$t_{\text{CLE3}}$	Third Class Event Duration	$C_{\text{PORT}} = 0.6\mu\text{F}$ (Note 7)	●			0.1	ms
$t_{\text{PON}}$	Power On Delay in AUTO Pin Mode	From End of Valid Detect to Application of Power to Port (Note 7)	●			60	ms
	Turn On Rise Time	( $\text{AGND} - V_{\text{OUT}}$ ): 10% to 90% of ( $\text{AGND} - V_{EE}$ ), $C_{\text{PORT}} = 0.15\mu\text{F}$ (Note 7)	●	15	24		$\mu\text{s}$
	Turn On Ramp Rate	$C_{\text{PORT}} = 0.15\mu\text{F}$ (Note 7)	●			10	$\text{V}/\mu\text{s}$
	Fault Delay	From $I_{\text{CUT}}$ Fault to Next Detect	●	1.0	1.1		s
	Midspan Mode Detection Backoff	$R_{\text{port}} = 15.5\text{k}\Omega$ (Note 7)	●	2.3	2.5	2.7	s
	Power Removal Detection Delay	From Power Removal After $t_{\text{DIS}}$ to Next Detect (Note 7)	●	1.0	1.3	2.5	s
$t_{\text{START}}$	Maximum Current Limit Duration During Port Startup	$t_{\text{START1}} = 0$ , $t_{\text{START0}} = 0$ (Notes 7, 12)	●	52	62.5	66	ms
$t_{\text{LIM}}$	Maximum Current Limit Duration After Port Startup	$t_{\text{CUT1}} = 0$ , $t_{\text{CUT0}} = 0$ , $t_{\text{LIM}} = 0\text{h}$ (Notes 7, 12)	●	52	62.5	66	ms
$t_{\text{CUT}}$	Maximum Overcurrent Duration After Port Startup	$t_{\text{CUT1}} = 0$ , $t_{\text{CUT0}} = 0$ (Notes 7, 12)	●	52	62.5	66	ms
	Maximum Overcurrent Duty Cycle	(Note 7)	●	5.8	6.3	6.7	%
$t_{\text{MPS}}$	Maintain Power Signature (MPS) Pulse Width Sensitivity	Current Pulse Width to Reset Disconnect Timer (Notes 7, 8)	●	1.6		3.6	ms
$t_{\text{DIS}}$	Maintain Power Signature (MPS) Dropout Time	$t_{\text{conf}} [1:0] = 00\text{b}$ (Notes 5, 7, 12)	●	320	350	380	ms
$t_{\text{MSD}}$	Masked Shut Down Delay	(Note 7)	●			6.5	$\mu\text{s}$
$t_{\text{SHDN}}$	Port Shut Down Delay	(Note 7)	●			6.5	$\mu\text{s}$
	I <sup>2</sup> C Watchdog Timer Duration		●	1.5	2	3	s

## ELECTRICAL CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at  $T_A = 25^\circ\text{C}$ .  $AGND - V_{EE} = 54\text{V}$ ,  $AGND = DGND$ , and  $V_{DD} - DGND = 3.3\text{V}$  unless otherwise noted. (Notes 3, 4)

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
	Minimum Pulse Width for Masked Shut Down	(Note 7)	●	3		$\mu\text{s}$
	Minimum Pulse Width for SHDN	(Note 7)	●	3		$\mu\text{s}$
	Minimum Pulse Width for RESET	(Note 7)	●	4.5		$\mu\text{s}$
<b>I<sup>2</sup>C Timing</b>						
	Clock Frequency	(Note 7)	●		1	MHz
$t_1$	Bus Free Time	Figure 5 (Notes 7, 9)	●	480		ns
$t_2$	Start Hold Time	Figure 5 (Notes 7, 9)	●	240		ns
$t_3$	SCL Low Time	Figure 5 (Notes 7, 9)	●	480		ns
$t_4$	SCL High Time	Figure 5 (Notes 7, 9)	●	240		ns
$t_5$	Data Hold Time	Figure 5 (Notes 7, 9) Data into chip Data out of chip	● ●	60	120	ns ns
$t_6$	Data Set-Up Time	Figure 5 (Notes 7, 9)	●	80		ns
$t_7$	Start Set-Up Time	Figure 5 (Notes 7, 9)	●	240		ns
$t_8$	Stop Set-Up Time	Figure 5 (Notes 7, 9)	●	240		ns
$t_r$	SCL, SDAIN Rise Time	Figure 5 (Notes 7, 9)	●		120	ns
$t_f$	SCL, SDAIN Fall Time	Figure 5 (Notes 7, 9)	●		60	ns
	Fault Present to $\overline{\text{INT}}$ Pin Low	(Notes 7, 9, 10)	●		150	ns
	Stop Condition to $\overline{\text{INT}}$ Pin Low	(Notes 7, 9, 10)	●		1.5	$\mu\text{s}$
	ARA to $\overline{\text{INT}}$ Pin High Time	(Notes 7, 9)	●		1.5	$\mu\text{s}$
	SCL Fall to ACK Low	(Notes 7, 9)	●		120	ns

**Note 1:** Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

**Note 2:** This IC includes overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperature will exceed  $140^\circ\text{C}$  when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature may impair device reliability.

**Note 3:** All currents into device pins are positive; all currents out of device pins are negative.

**Note 4:** The LTC4274 operates with a negative supply voltage (with respect to ground). To avoid confusion, voltages in this data sheet are referred to in terms of absolute magnitude.

**Note 5:**  $t_{DJS}$  is the same as  $t_{MPDO}$  defined by IEEE 802.3at.

**Note 6:** The LTC4274 digital interface operates with respect to DGND. All logic levels are measured with respect to DGND.

**Note 7:** Guaranteed by design, not subject to test.

**Note 8:** The IEEE 802.3af specification allows a PD to present its Maintain Power Signature (MPS) on an intermittent basis without being disconnected. In order to stay powered, the PD must present the MPS for  $t_{MPS}$  within any  $t_{MPDO}$  time window.

**Note 9:** Values measured at  $V_{ILD(MAX)}$  and  $V_{IHD(MIN)}$ .


**Note 10:** If fault condition occurs during an I<sup>2</sup>C transaction, the  $\overline{\text{INT}}$  pin will not be pulled down until a stop condition is present on the I<sup>2</sup>C bus.

**Note 11:** Load Characteristic of the LTC4274 during Mark:  
 $7\text{V} < (AGND - V_{OUT}) < 10\text{V}$  or  $I_{OUT} < 50\mu\text{A}$

**Note 12:** See the LTC4274 Software Programming documentation for information on serial bus usage and device configuration and status registers.


# TYPICAL PERFORMANCE CHARACTERISTICS

**Power On Sequence in AUTO Pin Mode**




4274 G01

**Powering Up into a 180µF Load**




4274 G02

**802.3af Classification in AUTO Pin Mode**




4274 G03

**2-Event Classification in AUTO Pin Mode**




4274 G04

**Classification Transient Response to 40mA Load Step**




4274 G05

**Classification Current Compliance**




4274 G06

**VDD Supply Current vs Voltage**




4274 G07

**VEE Supply Current vs Voltage**



4274 G08


**802.3at I<sub>LIM</sub> Threshold vs Temperature**



4274 G09


TYPICAL PERFORMANCE CHARACTERISTICS

802.3af  $I_{LIM}$  Threshold vs Temperature




4274 G10

802.3at  $I_{CUT}$  Threshold vs Temperature




4274 G11

802.3af  $I_{CUT}$  Threshold vs Temperature




4274 G12

DC Disconnect Threshold vs Temperature




4266 G13

Current Limit Foldback




4274 G14

ADC Noise Histogram Current Readback in Fast Mode



4274 G15


ADC Integral Nonlinearity Current Readback in Fast Mode




4274 G16

# TYPICAL PERFORMANCE CHARACTERISTICS


**ADC Noise Histogram  
Current Readback in Slow Mode**




**ADC Integral Nonlinearity  
Current Readback in Slow Mode**




**ADC Noise Histogram Port  
Voltage Readback in Fast Mode**




**ADC Integral Nonlinearity  
Voltage Readback in Fast Mode**




**ADC Noise Histogram Port  
Voltage Readback in Slow Mode**




**ADC Integral Nonlinearity  
Voltage Readback in Slow Mode**



**INT and SDAOUT Pull-Down Voltage  
vs Load Current**



**MOSFET Gate Drive With Fast  
Pull-Down**



# TEST TIMING DIAGRAMS




Figure 1. Detect, Class and Turn-On Timing in AUTO Pin or Semi-Auto Modes




Figure 2. Current Limit Timing




Figure 3. DC Disconnect Timing




Figure 4. Shut Down Delay Timing




Figure 5. I<sup>2</sup>C Interface Timing

# I<sup>2</sup>C TIMING DIAGRAMS




Figure 6. Writing to a Register




Figure 7. Reading from a Register




Figure 8. Reading the Interrupt Register (Short Form)




Figure 9. Reading from Alert Response Address

## PIN FUNCTIONS

**RESET:** Chip Reset, Active Low. When the  $\overline{\text{RESET}}$  pin is low, the LTC4274 is held inactive with all ports off and all internal registers reset to their power-up states. When  $\overline{\text{RESET}}$  is pulled high, the LTC4274 begins normal operation.  $\overline{\text{RESET}}$  can be connected to an external capacitor or RC network to provide a power turn-on delay. Internal filtering of the  $\overline{\text{RESET}}$  pin prevents glitches less than 1 $\mu\text{s}$  wide from resetting the LTC4274. Internally pulled up to  $V_{\text{DD}}$ .

**MID:** Midspan Mode Input. When high, the LTC4274 acts as a midspan device. Internally pulled down to DGND.

**INT:** Interrupt Output, Open Drain.  $\overline{\text{INT}}$  will pull low when any one of several events occur in the LTC4274. It will return to a high impedance state when bits 6 or 7 are set in the Reset PB register (1Ah). The  $\overline{\text{INT}}$  signal can be used to generate an interrupt to the host processor, eliminating the need for continuous software polling. Individual  $\overline{\text{INT}}$  events can be disabled using the Int Mask register (01h). See the LTC4274 Software Programming documentation for more information. The  $\overline{\text{INT}}$  pin is only updated between I<sup>2</sup>C transactions.

**SCL:** Serial Clock Input. High impedance clock input for the I<sup>2</sup>C serial interface bus. SCL must be tied high if not used.

**SDAOUT:** Serial Data Output, Open Drain Data Output for the I<sup>2</sup>C Serial Interface Bus. The LTC4274 uses two pins to implement the bidirectional SDA function to simplify optoisolation of the I<sup>2</sup>C bus. To implement a standard bidirectional SDA pin, tie SDAOUT and SDAIN together. SDAOUT should be grounded or left floating if not used. See Applications Information for more information.

**SDAIN:** Serial Data Input. High impedance data input for the I<sup>2</sup>C serial interface bus. The LTC4274 uses two pins to implement the bidirectional SDA function to simplify optoisolation of the I<sup>2</sup>C bus. To implement a standard bidirectional SDA pin, tie SDAOUT and SDAIN together. SDAIN must be tied high if not used. See Applications Information for more information.

**AD3:** Address Bit 3. Tie the address pins high or low to set the I<sup>2</sup>C serial address to which the LTC4274 responds. This address will be 010A<sub>3</sub>A<sub>2</sub>A<sub>1</sub>A<sub>0</sub>b. Internally pulled up to  $V_{\text{DD}}$ .

**AD2:** Address Bit 2. See AD3.

**AD1:** Address Bit 1. See AD3.

**AD0:** Address Bit 0. See AD3.

**NC, DNC:** All pins identified with “NC” or “DNC” must be left unconnected.

**DGND:** Digital Ground. DGND is the return for the  $V_{\text{DD}}$  supply.

**V<sub>DD</sub>:** Logic Power Supply. Connect to a 3.3V power supply relative to DGND.  $V_{\text{DD}}$  must be bypassed to DGND near the LTC4274 with at least a 0.1 $\mu\text{F}$  capacitor.

**SHDN:** Shutdown, Active Low. When pulled low,  $\overline{\text{SHDN}}$  shuts down the port, regardless of the state of the internal registers. Pulling  $\overline{\text{SHDN}}$  low is equivalent to setting the Reset Port bit in the Reset Pushbutton register (1Ah). Internal filtering of the  $\overline{\text{SHDN}}$  pin prevents glitches less than 1 $\mu\text{s}$  wide from resetting the port. Internally pulled up to  $V_{\text{DD}}$ .

**AGND:** Analog Ground. AGND is the return for the  $V_{\text{EE}}$  supply.

**SENSE:** Current Sense Input. SENSE monitors the external MOSFET current via a 0.5 $\Omega$  or 0.25 $\Omega$  sense resistor between SENSE and  $V_{\text{EE}}$ . Whenever the voltage across the sense resistor exceeds the overcurrent detection threshold  $V_{\text{CUT}}$ , the current limit fault timer counts up. If the voltage across the sense resistor reaches the current limit threshold  $V_{\text{LIM}}$ , the GATE pin voltage is lowered to maintain constant current in the external MOSFET. See Applications Information for further details.

**GATE:** Gate Drive. GATE should be connected to the gate of the external MOSFET for the port. When the MOSFET is turned on, the gate voltage is driven to 12V (typ) above  $V_{\text{EE}}$ . During a current limit condition, the voltage at GATE will be reduced to maintain constant current through the external MOSFET. If the fault timer expires, GATE is pulled down, turning the MOSFET off and recording a  $t_{\text{CUT}}$  or  $t_{\text{START}}$  event.

**OUT:** Output Voltage Monitor. OUT should be connected to the output port. A current limit foldback circuit limits

## PIN FUNCTIONS

the power dissipation in the external MOSFET by reducing the current limit threshold when the drain-to-source voltage exceeds 10V. The Power Good bit is set when the voltage from OUT to  $V_{EE}$  drops below 2.4V (typ). A 500k resistor is connected internally from OUT to AGND when the port is idle.

**$V_{EE}$ :** Main Supply Input. Connect to a  $-45V$  to  $-57V$  supply, relative to AGND.

**AUTO:** AUTO Pin Mode Input. AUTO pin mode allows the LTC4274 to detect and power up a PD even if there is no host controller present on the I<sup>2</sup>C bus. The voltage of the AUTO pin determines the state of the internal registers when the LTC4274 is reset or comes out of  $V_{DD}$  UVLO

(see the LTC4274 Software Programming documentation). The states of these register bits can subsequently be changed via the I<sup>2</sup>C interface. The real-time state of the AUTO pin is read at bit 0 in the Pin Status register (11h). Internally pulled down to DGND. Must be tied locally to either  $V_{DD}$  or DGND.

**$\overline{MSD}$ :** Maskable Shutdown Input. Active low. When pulled low, all ports that have their corresponding mask bit set in the Misc Config register (17h) will be reset, equivalent to pulling the  $\overline{SHDN}$  pin low. Internal filtering of the  $\overline{MSD}$  pin prevents glitches less than 1 $\mu$ s wide from resetting ports. Internally pulled up to  $V_{DD}$ .

## OPERATION

### Overview

Power over Ethernet, or PoE, is a standard protocol for sending DC power over copper Ethernet data wiring. The IEEE group that administers the 802.3 Ethernet data standards added PoE powering capability in 2003. This original PoE spec, known as 802.3af, allowed for 48V DC power at up to 13W. This initial spec was widely popular, but 13W was not adequate for some requirements. In 2009, the IEEE released a new standard, known as 802.3at or PoE+, increasing the voltage and current requirements to provide 25W of power.

The IEEE standard also defines PoE terminology. A device that provides power to the network is known as a PSE, or power sourcing equipment, while a device that draws power from the network is known as a PD, or powered device. PSEs come in two types: Endpoints (typically network switches or routers), which provide data and power; and Midspans, which provide power but pass through data. Midspans are typically used to add PoE capability to existing non-PoE networks. PDs are typically IP phones, wireless access points, security cameras, and similar devices, but could be nearly anything that runs from 25W or less and includes an RJ45-style network connector.

The LTC4274 is a third-generation single PSE controller in either an endpoint or midspan design. Virtually all necessary circuitry is included to implement a IEEE 802.3at compliant PSE design, requiring only an external power MOSFET and sense resistor; these minimize power loss compared to alternative designs with on-board MOSFETs and increase system reliability in the event a single channel is damaged.

### PoE Basics

Common Ethernet data connections consist of two or four twisted pairs of copper wire (commonly known as CAT-5 cable), transformer-coupled at each end to avoid ground loops. PoE systems take advantage of this coupling arrangement by applying voltage between the center-taps of the data transformers to transmit power from the PSE to the PD without affecting data transmission. Figure 10 shows a high-level PoE system schematic.

To avoid damaging legacy data equipment that does not expect to see DC voltage, the PoE spec defines a protocol that determines when the PSE may apply and remove power. Valid PDs are required to have a specific 25k common-mode resistance at their input. When such a PD is connected to the cable, the PSE detects this signature




Figure 10. Power Over Ethernet System Diagram

## OPERATION

resistance and turns on the power. When the PD is later disconnected, the PSE senses the open circuit and turns power off. The PSE also turns off power in the event of a current fault or short circuit.

When a PD is detected, the PSE optionally looks for a classification signature that tells the PSE the maximum power the PD will draw. The PSE can use this information to allocate power among several ports, police the current consumption of the PD, or to reject a PD that will draw more power than the PSE has available. The classification step is optional; if a PSE chooses not to classify a PD, it must assume that the PD is a 13W (full 802.3af power) device.

### New in 802.3at

The newer 802.3at standard supersedes 802.3af and brings several new features:

- A PD may draw as much as 25.5W. Such PDs (and the PSEs that support them) are known as Type 2. Older 13W 802.3af equipment is classified as Type 1. Type 1 PDs will work with all PSEs; Type 2 PDs may require Type 2 PSEs to work properly. The LTC4274 is designed to work in both Type 1 and Type 2 PSE designs, and also supports non-standard configurations at higher power levels.
- The Classification protocol is expanded to allow Type 2 PSEs to detect Type 2 PDs, and to allow Type 2 PDs to determine if they are connected to a Type 2 PSE. Two versions of the new Classification protocol are available: an expanded version of the 802.3af Class Pulse protocol, and an alternate method integrated with the existing LLDP protocol (using the Ethernet data path). The LTC4274 fully supports the new Class Pulse protocol and is also compatible with the LLDP protocol (which is implemented in the data communications layer, not in the PoE circuitry).
- Fault protection current levels and timing are adjusted to reduce peak power in the MOSFET during a fault; this allows the new 25.5W power levels to be reached using the same MOSFETs as older 13W designs.

## BACKWARDS COMPATIBILITY

The LTC4274 is fully software and pin compatible with the LTC4266 if only port 1 was used.

The LTC4274 is designed to be backward compatible with earlier PSE chips in both software and pin functions. Existing systems using either the LTC4258 or LTC4259A (or compatible) devices can be substituted with the LTC4274 without software or PCB layout changes if only port 1 was used; only minor BOM changes are required to implement a fully compliant 802.3at design.

Because of the backwards compatibility features, some of the internal registers are redundant or unused when the LTC4274 is operated as recommended. For more details on usage in compatibility mode, refer to the LTC4258/LTC4259A device data sheets.

### Special Compatibility Mode Notes

- The LTC4274 can use either 0.5Ω or 0.25Ω sense resistors, while the LTC425x chips always used 0.5Ω. To maintain compatibility, if the AUTO pin is low when the LTC4274 powers up it assumes the sense resistor is 0.5Ω; if it is high at power up, the LTC4274 assumes 0.25Ω. The resistor value setting can be reconfigured at any time after power up. In particular, systems that use 0.25Ω sense resistors and have AUTO tied low must reconfigure the resistor settings after power up.
- The LTC4259A included both AC and DC disconnect sensing circuitry, but the LTC4274 has only DC disconnect sensing. For the sake of compatibility, register bits used to enable AC disconnect in the LTC4259A are implemented in the LTC4274, but they simply mirror the bits used for DC disconnect.
- The LTC4258 and LTC4259A required 10k resistors between the OUTn pins and the drains of the external MOSFETs. These resistors must be shorted or replaced with zero ohm jumpers when using the LTC4274.
- The LTC4258 and LTC4259A included a BYP pin, decoupled to AGND with 0.1μF. This pin changes to the MID pin on the LTC4274. The capacitor should be removed for Endspan applications, or replaced with a zero ohm jumper for Midspan applications.

## APPLICATIONS INFORMATION

### Operating Modes

The LTC4274 can operate in one of four modes: manual, semi-auto, AUTO pin, or shutdown.

**Table 1. Operating Modes**

MODE	AUTO PIN	OPMD	DETECT/ CLASS	POWER-UP	AUTOMATIC $I_{\text{CUT}}/I_{\text{LIM}}$ ASSIGNMENT
AUTO Pin	1	11b	Enabled at Reset	Automatically	Yes
Reserved	0	11b	N/A	N/A	N/A
Semi-auto	0	10b	Host Enabled	Upon Request	No
Manual	0	01b	Once Upon Request	Upon Request	No
Shutdown	0	00b	Disabled	Disabled	No

- In manual mode, the port waits for instructions from the host system before taking any action. It runs a single detection or classification cycle when commanded to by the host, and reports the result in its Port Status register. The host system can command the port to turn on or off the power at any time. This mode should only be used for diagnostic and test purposes.
- In semi-auto mode, the port repeatedly attempts to detect and classify any PD attached to it. It reports the status of these attempts back to the host, and waits for a command from the host before turning on power to the port. The host must enable detection (and optionally classification) for the port before detection will start.
- AUTO pin mode operates the same as semi-auto mode except that it will automatically turn on the power to the port if detection is successful. In AUTO pin mode,  $I_{\text{CUT}}$  and  $I_{\text{LIM}}$  values are set automatically by the LTC4274. This operational mode is only valid if the AUTO pin is high at reset or power-up and remains high during operation.
- In shutdown mode, the port is disabled and will not detect or power a PD.

Regardless of which mode it is in, the LTC4274 will remove power automatically from a port that generates a current limit fault. It will also automatically remove power from a port that generates a disconnect event if disconnect detection is enabled. The host controller may also command the port to remove power at any time.

### Reset and the AUTO/MID Pins

The initial LTC4274 configuration depends on the state of the AUTO and MID pins during reset. Reset occurs at power-up, or whenever the RESET pin is pulled low or the global Reset All bit is set. Changing the state of AUTO or MID after power-up will not properly change the port behavior of the LTC4274 until a reset occurs.

Although typically used with a host controller, the LTC4274 can also be used in a standalone mode with no connection to the serial interface. If there is no host present, the AUTO pin must be tied high so that, at reset, the port will be configured to operate automatically. The port will detect and classify repeatedly until a PD is discovered, set  $I_{\text{CUT}}$  and  $I_{\text{LIM}}$  according to the classification results, apply power after successful detection, and remove power when a PD is disconnected. Similarly, if the standalone application is a midspan, the MID pin must be tied high to enable correct midspan detection timing.

Table 2 shows the  $I_{\text{CUT}}$  and  $I_{\text{LIM}}$  values that will be automatically set in AUTO pin mode, based on the discovered class.

**Table 2.  $I_{\text{CUT}}$  and  $I_{\text{LIM}}$  Values in AUTO Pin Mode**

CLASS	$I_{\text{CUT}}$	$I_{\text{LIM}}$
Class 1	112mA	425mA
Class 2	206mA	425mA
Class 3 or Class 0	375mA	425mA
Class 4	638mA	850mA

The automatic setting of the  $I_{\text{CUT}}$  and  $I_{\text{LIM}}$  values only occurs if the LTC4274 is reset with the AUTO pin high.

## APPLICATIONS INFORMATION

### DETECTION

#### Detection Overview

To avoid damaging network devices that were not designed to tolerate DC voltage, a PSE must determine whether the connected device is a real PD before applying power. The IEEE specification requires that a valid PD have a common-mode resistance of  $25k \pm 5\%$  at any port voltage below 10V. The PSE must accept resistances that fall between 19k and 26.5k, and it must reject resistances above 33k or below 15k (shaded regions in Figure 11). The PSE may choose to accept or reject resistances in the undefined areas between the must-accept and must-reject ranges. In particular, the PSE must reject standard computer network ports, many of which have  $150\Omega$  common-mode termination resistors that will be damaged if power is applied to them (the black region at the left of Figure 11).




Figure 11. IEEE 802.3af Signature Resistance Ranges

#### 4-Point Detection

The LTC4274 uses a 4-point detection method to discover PDs. False-positive detections are minimized by checking for signature resistance with both forced-current and forced-voltage measurements. Initially, two test currents are forced onto the port (via the OUT pin) and the resulting voltages are measured. The detection circuitry subtracts the two V-I points to determine the resistive slope while removing offset caused by series diodes or leakage at the port (see Figure 12). If the forced-current detection yields a valid signature resistance, two test voltages are then forced onto the port and the resulting currents are measured and subtracted. Both methods must report valid resistances for the port to report a valid detection. PD signature resistances between 17k and 29k (typically) are detected as valid and reported as Detect Good in the Port Status register. Values outside this range, including open

and short circuits, are also reported. If the port measures less than 1V at the first forced-current test, the detection cycle will abort and Short Circuit will be reported. Table 3 shows the possible detection results.

Table 3. Detection Status

MEASURED PD SIGNATURE	DETECTION RESULT
Incomplete or Not Yet Tested	Detect Status Unknown
$<2.4k$	Short Circuit
Capacitance $> 2.7\mu F$	$C_{PD}$ too High
$2.4k < R_{PD} < 17k$	$R_{SIG}$ too Low
$17k < R_{PD} < 29k$	Detect Good
$>29k$	$R_{SIG}$ too High
$>50k$	Open Circuit
Voltage $> 10V$	Port Voltage Outside Detect Range

#### Operating Modes

The port's operating mode determines when the LTC4274 runs a detection cycle. In manual mode, the port will idle until the host orders a detect cycle. It will then run detection, report the results, and return to idle to wait for another command.

In semi-auto mode, the LTC4274 autonomously polls the port for PDs, but it will not apply power until commanded to do so by the host. The Port Status register is updated at the end of each detection cycle. If a valid signature resistance is detected and classification is enabled, the port will classify the PD and report that result as well.




Figure 12. PD Detection

## APPLICATIONS INFORMATION

The port will then wait for at least 100ms (or 2 seconds if midspan mode is enabled), and will repeat the detection cycle to ensure that the data in the Port Status register is up-to-date.

If the port is in semi-auto mode and high power operation is enabled, the port will not turn on in response to a power-on command unless the current detect result is detect good. Any other detect result will generate a  $t_{\text{START}}$  fault if a power-on command is received. If the port is not in high power mode, it will ignore the detection result and apply power when commanded, maintaining backwards compatibility with the LTC4259A.

Behavior in AUTO pin mode is similar to semi-auto; however, after Detect Good is reported and the port is classified (if classification is enabled), it is automatically powered on without further intervention. In standalone (AUTO pin) mode, the  $I_{\text{CUT}}$  and  $I_{\text{LIM}}$  thresholds are automatically set; see the Reset and the AUTO/MID Pins section for more information.

The signature detection circuitry is disabled when the port is initially powered up with the AUTO pin low, in shutdown mode, or when the corresponding Detect Enable bit is cleared.

### Detection of Legacy PDs

Proprietary PDs that predate the original IEEE 802.3af standard are commonly referred to today as legacy devices. One type of legacy PD uses a large common-mode capacitance ( $>10\mu\text{F}$ ) as the detection signature. Note that PDs in this range of capacitance are defined as invalid, so a PSE that detects legacy PDs is technically noncompliant with the IEEE spec.

The LTC4274 can be configured to detect this type of legacy PD. Legacy detection is disabled by default, but can be manually enabled. When enabled, the port will report Detect Good when it sees either a valid IEEE PD or a high-capacitance legacy PD. With legacy mode disabled, only valid IEEE PDs will be recognized.

## CLASSIFICATION


### 802.3af Classification

A PD can optionally present a classification signature to the PSE to indicate the maximum power it will draw while operating. The IEEE specification defines this signature as a constant current draw when the PSE port voltage is in the  $V_{\text{CLASS}}$  range (between 15.5V and 20.5V), with the current level indicating one of 5 possible PD classes. Figure 13 shows a typical PD load line, starting with the slope of the  $25\text{k}\Omega$  signature resistor below 10V, then transitioning to the classification signature current (in this case, Class 3) in the  $V_{\text{CLASS}}$  range. Table 4 shows the possible classification values.

**Table 4. Classification Values**

CLASS	RESULT
Class 0	No Class Signature Present; Treat Like Class 3
Class 1	3W
Class 2	7W
Class 3	13W
Class 4	25.5W (Type 2)

If classification is enabled, the port will classify the PD immediately after a successful detection cycle in semi-auto or AUTO pin modes, or when commanded to in manual mode. It measures the PD classification signature by applying 18V for 12ms (both values typical) to the port via



**Figure 13. PD Classification**

## APPLICATIONS INFORMATION

the OUT pin and measuring the resulting current; it then reports the discovered class in the Port Status register. If the LTC4274 is in AUTO pin mode, it will additionally use the classification result to set the  $I_{CUT}$  and  $I_{LIM}$  thresholds. See the Reset and the AUTO/MID Pin section for more information.

The classification circuitry is disabled when the port is initially powered up with the AUTO pin low, in shutdown mode, or when the corresponding Class Enable bit is cleared.

### 802.3at 2-Event Classification

The 802.3at spec defines two methods of classifying a Type 2 PD.

One method adds extra fields to the Ethernet LLDP data protocol; although the LTC4274 is compatible with this classification method, it cannot perform classification directly since it doesn't have access to the data path. LLDP classification requires the PSE to power the PD as a standard 802.3af (Type 1) device. It then waits for the host to perform LLDP communication with the PD and update the PSE port data. The LTC4274 supports changing the  $I_{LIM}$  and  $I_{CUT}$  levels on the fly, allowing the host to complete LLDP classification.

The second 802.3at classification method, known as 2-event classification or ping-pong, is fully supported by the LTC4274. A Type 2 PD that is requesting more than 13W will indicate Class 4 during normal 802.3af classification. If the LTC4274 sees Class 4, it forces the port to a specified lower voltage (called the mark voltage, typically 9V), pauses briefly, and then re-runs classification to verify the Class 4 reading (Figure 1). It also sets a bit in the High Power Status register to indicate that it ran the second classification cycle. The second cycle alerts the PD that it is connected to a Type 2 PSE which can supply Type 2 power levels.

2-event ping-pong classification is enabled by setting a bit in the port's High Power Mode register. Note that a ping-pong enabled port only runs the second classification cycle when it detects a Class 4 device; if the first cycle

returns Class 0 to 3, the port assumes it is connected to a Type 1 PD and does not run the second classification cycle.

### Invalid Type 2 Class Combinations

The 802.3at spec defines a Type 2 PD class signature as two consecutive Class 4 results; a Class 4 followed by a Class 0-3 is not a valid signature. In AUTO pin mode, the LTC4274 will power a detected PD regardless of the classification results, with one exception: if the PD presents an invalid Type 2 signature (Class 4 followed by Class 0 to 3), the LTC4274 will not provide power and will restart the detection process. To aid in diagnosis, the Port Status register will always report the results of the last class pulse, so an invalid Class 4–Class 2 combination would report a second class pulse was run in the High Power Status register (which implies that the first cycle found Class 4), and Class 2 in the Port Status register.

## POWER CONTROL

### External MOSFET, Sense R Summary

The primary function of the LTC4274 is to control the delivery of power to the PSE port. It does this by controlling the gate drive voltage of an external power MOSFET while monitoring the current via an external sense resistor and the output voltage at the OUT pin. This circuitry serves to couple the raw  $V_{EE}$  input supply to the port in a controlled manner that satisfies the PD's power needs while minimizing power dissipation in the MOSFET and disturbances on the  $V_{EE}$  backplane.

The LTC4274 is designed to use  $0.25\Omega$  sense resistors to minimize power dissipation. It also supports  $0.5\Omega$  sense resistors, which are the default when LTC4258/LTC4259A compatibility is desired.

### Inrush Control

Once the command has been given to turn on the port, the LTC4274 ramps up the GATE pin of the port's external MOSFET in a controlled manner. Under normal power-up circumstances, the MOSFET gate will rise until the port

## APPLICATIONS INFORMATION

current reaches the inrush current limit level (typically 450mA), at which point the GATE pin will be servoed to maintain the specified  $I_{INRUSH}$  current. During this inrush period, a timer ( $t_{START}$ ) runs. When output charging is complete, the port current will fall and the GATE pin will be allowed to continue rising to fully enhance the MOSFET and minimize its on-resistance. The final  $V_{GS}$  is nominally 12V. If the  $t_{START}$  timer expires before the inrush period completes, the port will be turned back off and a  $t_{START}$  fault reported.

### Current Limit

The LTC4274 port includes two current limiting thresholds ( $I_{CUT}$  and  $I_{LIM}$ ), each with a corresponding timer ( $t_{CUT}$  and  $t_{LIM}$ ). Setting the  $I_{CUT}$  and  $I_{LIM}$  thresholds depends on several factors: the class of the PD, the voltage of the main supply ( $V_{EE}$ ), the type of PSE (1 or 2), the sense resistor ( $0.5\Omega$  or  $0.25\Omega$ ), the SOA of the MOSFET, and whether or not the system is required to implement class enforcement.

Per the IEEE spec, the LTC4274 will allow the port current to exceed  $I_{CUT}$  for a limited period of time before removing power from the port, whereas it will actively control the MOSFET gate drive to keep the port current below  $I_{LIM}$ . The port does not take any action to limit the current when only the  $I_{CUT}$  threshold is exceeded, but does start the  $t_{CUT}$  timer. The  $t_{LIM}$  timer starts when the  $I_{LIM}$  threshold is exceeded and current limit is active. If the current drops below the  $I_{CUT}$  current threshold before its timer expires, the  $t_{CUT}$  timer counts back down, but at 1/16 the rate that it counts up. This allows the current limit circuitry to tolerate intermittent overload signals with duty cycles below about 6%; longer duty cycle overloads will turn the port off.

$I_{CUT}$  is typically set to a lower value than  $I_{LIM}$  to allow the port to tolerate minor faults without current limiting.

Per the IEEE specification, the LTC4274 will automatically set  $I_{LIM}$  to 425mA (shown in bold in Table 5) during inrush at port turn-on, and then switch to the programmed  $I_{LIM}$  setting once inrush has completed. To maintain IEEE

compliance,  $I_{LIM}$  should be kept at 425mA for all Type 1 PDs, and 850mA if a Type 2 PD is detected.  $I_{LIM}$  is automatically reset to 425mA when a port turns off.

**Table 5. Example Current Limit Settings**

$I_{LIM}$ (mA)	INTERNAL REGISTER SETTING (hex)	
	$R_{SENSE} = 0.5\Omega$	$R_{SENSE} = 0.25\Omega$
53	88	
106	08	88
159	89	
213	80	08
266	8A	
319	09	89
372	8B	
<b>425</b>	<b>00</b>	<b>80</b>
478	8E	
531	92	8A
584	CB	
638	10	90
744	D2	9A
<b>850</b>	<b>40</b>	<b>C0</b>
956	4A	CA
1063	50	D0
1169	5A	DA
1275	60	E0
1488	52	49
1700		40
1913		4A
2125		50
2338		5A
2550		60
2975		52


### $I_{LIM}$ Foldback

The LTC4274 features a two-stage foldback circuit that reduces the port current if the port voltage falls below the normal operating voltage. This keeps MOSFET power dissipation at safe levels for typical 802.3af MOSFETs,


## APPLICATIONS INFORMATION

even at extended 802.3af power levels. Current limit and foldback behavior are programmable. Figure 14 shows MOSFET power dissipation with 802.3af-style foldback compared with a typical MOSFET SOA curve; Figure 15 demonstrates how two-stage foldback keeps the FET within its SOA under the same conditions. Table 5 gives examples of recommended  $I_{LIM}$  register settings.

The LTC4274 will support current levels well beyond the maximum values in the 802.3af specification. The shaded areas in Table 5 indicate settings that may require a larger external MOSFET, additional heat sinking, or a reduced  $t_{LIM}$  setting.



**Figure 14. Turn On Currents vs FET Safe Operating Area at 90°C Ambient**



**Figure 15. LTC4274 Foldback vs FET Safe Operating Area at 90°C Ambient**

### MOSFET Fault Detection

The LTC4274 PSE port is designed to tolerate significant levels of abuse, but in extreme cases it is possible for the external MOSFET to be damaged. A failed MOSFET may short source to drain, which will make the port appear to be on when it should be off; this condition may also cause the sense resistor to fuse open, turning off the port but causing the LTC4274 SENSE pin to rise to an abnormally high voltage. A failed MOSFET may also short from gate to drain, causing the LTC4274 GATE pin to rise to an abnormally high voltage. The LTC4274 SENSE and GATE pins are designed to tolerate up to 80V faults without damage.

If the LTC4274 sees any of these conditions for more than 180 $\mu$ s, it disables all port functionality, reduces the gate drive pull-down current for the port and reports a FET Bad fault. This is typically a permanent fault, but the host can attempt to recover by resetting the port, or by resetting the entire chip if a port reset fails to clear the fault. If the MOSFET is in fact bad, the fault will quickly return, and the port will disable itself again.

An open or missing MOSFET will not trigger a FET Bad fault, but will cause a  $t_{START}$  fault if the LTC4274 attempts to turn on the port.

### Voltage and Current Readback

The LTC4274 measures the output voltage and current at the port with an internal A/D converter. Port data is only valid when the port power is on. The converter has two modes:

- Slow mode: 14 samples per second, 14.5 bits resolution
- Fast mode: 440 samples per second, 9.5 bits resolution

In fast mode, the least significant 5 bits of the lower byte are zeroes so that bit scaling is the same in both modes.

### Disconnect

The LTC4274 monitors the port to make sure that the PD continues to draw the minimum specified current. A disconnect timer counts up whenever port current is below 7.5mA (typ), indicating that the PD has been disconnected. If the  $t_{DIS}$  timer expires, the port will be turned off and the disconnect bit in the fault event register will be set. If the current returns before the  $t_{DIS}$  timer runs out, the

4274ff

## APPLICATIONS INFORMATION

timer resets and will start counting from the beginning if the undercurrent condition returns. As long as the PD exceeds the minimum current level more often than  $t_{DIS}$ , it will stay powered.

Although not recommended, the DC disconnect feature can be disabled by clearing the DC Disconnect Enable bit. Note that this defeats the protection mechanisms built into the IEEE spec, since a powered port will stay powered after the PD is removed. If the still-powered port is subsequently connected to a non-PoE data device, the device may be damaged.

The LTC4274 does not include AC disconnect circuitry, but includes an AC disconnect enable bit to maintain compatibility with the LTC4259A. If the AC Disconnect Enable bit is set, DC disconnect will be used.

### Shutdown Pin

The LTC4274 includes a hardware  $\overline{SHDN}$  pin. When the  $\overline{SHDN}$  pin is pulled to DGND, the port will be shut off immediately. The port remains shut down until re-enabled via I<sup>2</sup>C or a device reset in AUTO pin mode.

### Masked Shutdown

The LTC4274 provides a low latency port shedding feature to quickly reduce the system load when required. By allowing a pre-determined set of ports to be turned off, the current on an overloaded main power supply can be reduced rapidly while keeping high priority devices powered. Each port can be configured to high or low priority; all low-priority ports will shut down within 6.5 $\mu$ s after the MSD pin is pulled low. If a port is turned off via MSD, the corresponding Detection and Classification Enable bits are cleared, so the port will remain off until the host explicitly re-enables detection.

## SERIAL DIGITAL INTERFACE

### Overview

The LTC4274 communicates with the host using a standard SMBus/I<sup>2</sup>C 2-wire interface. The LTC4274 is a slave-only device, and communicates with the host master using the standard SMBus protocols. Interrupts are signaled to

the host via the  $\overline{INT}$  pin. The Timing Diagrams (Figures 5 through 9) show typical communication waveforms and their timing relationships. More information about the SMBus data protocols can be found at [www.smbus.org](http://www.smbus.org).

The LTC4274 requires both the  $V_{DD}$  and  $V_{EE}$  supply rails to be present for the serial interface to function.

### Bus Addressing

The LTC4274's primary serial bus address is 010xxxxb, with the lower four bits set by the AD3-AD0 pins; this allows up to 16 LTC4274s on a single bus. All LTC4274s also respond to the address 0110000b, allowing the host to write the same command (typically configuration commands) to multiple LTC4274s in a single transaction. If the LTC4274 is asserting the  $\overline{INT}$  pin, it will also respond to the alert response address (0001100b) per the SMBus spec.

### Interrupts and SMBAlert

Most LTC4274 port events can be configured to trigger an interrupt, asserting the  $\overline{INT}$  pin and alerting the host to the event. This removes the need for the host to poll the LTC4274, minimizing serial bus traffic and conserving host CPU cycles. Multiple LTC4274s can share a common  $\overline{INT}$  line, with the host using the SMBAlert protocol (ARA) to determine which LTC4274 caused an interrupt.

### Register Description

For information on serial bus usage and device configuration and status, refer to the LTC4274 Software Programming documentation.

## EXTERNAL COMPONENT SELECTION

### Power Supplies and Bypassing

The LTC4274 requires two supply voltages to operate.  $V_{DD}$  requires 3.3V (nominally) relative to DGND.  $V_{EE}$  requires a negative voltage of between -45V and -57V for Type 1 PSEs, or -51V to -57V for Type 2 PSEs, relative to AGND. The relationship between the two grounds is not fixed; AGND can be referenced to any level from  $V_{DD}$  to DGND, although it should typically be tied to either  $V_{DD}$  or DGND.

## APPLICATIONS INFORMATION

$V_{DD}$  provides power for most of the internal LTC4274 circuitry, and draws a maximum of 3mA. A ceramic decoupling cap of at least  $0.1\mu\text{F}$  should be placed from  $V_{DD}$  to DGND, as close as practical to each LTC4274 chip.

Figure 16 shows a three component low dropout regulator for a negative supply to DGND generated from the negative  $V_{EE}$  supply.  $V_{DD}$  is tied to AGND and DGND is negative referenced to AGND. This regulator drives a single LTC4274 device. In Figure 17, DGND is tied to AGND in this boost converter circuit for a positive  $V_{DD}$  supply of 3.3V above AGND. This circuit can drive multiple LTC4274 devices and opto couplers.




Figure 16. Negative LDO to DGND

$V_{EE}$  is the main supply that provides power to the PD. Because it supplies a relatively large amount of power and is subject to significant current transients, it requires more design care than a simple logic supply. For minimum IR loss and best system efficiency, set  $V_{EE}$  near maximum amplitude (57V), leaving enough margin to account for transient over- or undershoot, temperature drift, and the line regulation specs of the particular power supply used.

Bypass capacitance between AGND and  $V_{EE}$  is very important for reliable operation. If a short circuit occurs at the output port it can take as long as  $1\mu\text{s}$  for the LTC4274 to begin regulating the current. During this time the current is limited only by the small impedances in the circuit and a high current spike typically occurs, causing a voltage transient on the  $V_{EE}$  supply and possibly causing the LTC4274 to reset due to a UVLO fault. A  $1\mu\text{F}$ , 100V X7R capacitor placed near the  $V_{EE}$  pin is recommended to minimize spurious resets.

### Isolating the Serial Bus

The LTC4274 includes a split SDA pin (SDAIN and SD-AOUT) to ease opto-isolation of the bidirectional SDA line.

IEEE 802.3 Ethernet specifications require that network segments (including PoE circuitry) be electrically isolated from the chassis ground of each network interface device. However, network segments are not required to be




Figure 17. Positive  $V_{DD}$  Boost Converter



## APPLICATIONS INFORMATION

### Sense Resistor

The LTC4274 is designed to use either  $0.5\Omega$  or  $0.25\Omega$  current sense resistors. For new designs  $0.25\Omega$  is recommended to reduce power dissipation; the  $0.5\Omega$  option is intended for existing systems where the LTC4274 is used as a drop-in replacement for the LTC4258 or LTC4259A. The lower sense resistor values reduce heat dissipation. Four commonly available  $1\Omega$  resistors (0402 or larger package size) can be used in parallel in place of a single  $0.25\Omega$  resistor. In order to meet the  $I_{CUT}$  and  $I_{LIM}$  accuracy required by the IEEE specification, the sense resistors should have  $\pm 1\%$  tolerance or better, and no more than  $\pm 200\text{ppm}/^\circ\text{C}$  temperature coefficient.

### Output Cap

The port requires a  $0.22\mu\text{F}$  cap across its output to keep the LTC4274 stable while in current limit during startup or overload. Common ceramic capacitors often have significant voltage coefficients; this means the capacitance is reduced as the applied voltage increases. To minimize this problem, X7R ceramic capacitors rated for at least 100V are recommended.

### Surge Protection

Ethernet ports can be subject to significant cable surge events. To keep PoE voltages below a safe level and protect the application against damage, protection components, as shown in Figure 19, are required at the main supply, at the LTC4274 pins, and at each port.

Bulk transient voltage suppression (TVS<sub>BULK</sub>) and bulk capacitance ( $C_{BULK}$ ) are required across the main PoE supply and should be sized to accommodate system level surge requirements. A large capacitance of  $10\mu\text{F}$  or greater ( $C_3$ ) is required across the  $+3.3\text{V}$  supply if  $V_{DD}$  is above AGND.

Each LTC4274 requires a  $10\Omega$ , 0805 resistor (R1) in series from supply AGND to the LTC4274 AGND pin. Across the LTC4274 AGND pin and  $V_{EE}$  pin are an SMAJ58A, 58V TVS (D1) and a  $1\mu\text{F}$ , 100V bypass capacitor (C1). These components must be placed close to the LTC4274 pins.

If the  $V_{DD}$  supply is above AGND, each LTC4274 requires a  $10\Omega$ , 0805 resistor (R2) in series from the  $+3.3\text{V}$  supply positive rail to the LTC4274  $V_{DD}$  pin. Across the LTC4274  $V_{DD}$  pin and DGND pin are an SMAJ5.0A, 5.0V TVS (D2) and a  $0.1\mu\text{F}$  capacitor (C2). These components must be placed close to the LTC4274 pins. DGND is tied directly to the protected AGND pin. Pull-ups at the logic pins should be to the protected side of the  $10\Omega$  resistors at the  $V_{DD}$  pin. Pull-downs at the logic pins should be to the protected side of the  $10\Omega$  resistors at the tied AGND and DGND pins.

Finally, each port requires a pair of S1B clamp diodes, one from  $\text{OUT}_n$  to supply AGND (D3) and one from  $\text{OUT}_n$  to supply  $V_{EE}$  (D4). The diodes at the ports steer harmful surges into the supply rails where they are absorbed by the surge suppressors and the  $V_{EE}$  bypass capacitance. The layout of these paths must be low impedance.

Further considerations include LTC4274 applications with off-board connections, such as a daughter card to a mother board or headers to an external supply or host control board. Additional protection may be required at the LTC4274 pins to these off-board connections.

### LAYOUT GUIDELINES

Standard power layout guidelines apply to the LTC4274: place the decoupling caps for the  $V_{DD}$  and  $V_{EE}$  supplies near their respective supply pins, use ground planes, and use wide traces wherever there are significant currents.




Figure 19. LTC4274 Surge Protection




## REVISION HISTORY

REV	DATE	DESCRIPTION	PAGE NUMBER
A	4/11	Revised entire data sheet.	1 to 28
B	6/11	Added separate $t_{LIM}$ entry and revised $t_{CUT}$ and $t_{DIS}$ entries in the Electrical Characteristics section.	5
		Revised curves G17, G19 and G21 in the Typical Performance Characteristics section.	9
		Revised the AUTO pin description in the Pin Functions section.	13
		Minor text edits in the Operating Modes, Current Limit, $I_{LIM}$ Foldback and MOSFET Fault Detection sections of the Applications Information section.	18, 20, 21
		Replaced Figure 16.	23
		Replaced the Typical Application and revised the Related Parts.	28
C	9/11	Changed “–48 Supply Voltage” to “Main PoE Supply Voltage.”	3
		Changed GATE typ voltage to 12V.	3, 12, 20
		Revised $V_{ILD}$ text under Digital Interface.	4
		Added (mA) to Class Compliance axis title.	7
		Figure number reference corrected.	18
		Revised power supply voltage figures under Power Supplies and Bypassing.	22
		Specified SMAJ58A for Zener diode.	28
D	01/12	Revised MAX value for $V_{ILD}$ I <sup>2</sup> C input low voltage	4
		Clarified AUTO Pin mode relationship to Reset pin	16
E	07/15	Updated surge protection recommendations	1, 23, 24, 25, 28
		Simplified Power over Ethernet system diagram	14
		Added component value (Figure 17)	23
F	07/17	Revised Figures 16 and 19	23, 25

## TYPICAL APPLICATION

### One Complete Isolated Powered Ethernet Port



## RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
<a href="#">LT1619</a>	Low Voltage Current Mode PWM Controller	-48V to 3.3V at 300mA, MSOP Package
<a href="#">LTC4265</a>	IEEE 802.3at PD Interface Controller	100V, 1A Internal Switch, 2-Event Classification Recognition
<a href="#">LTC4266</a>	IEEE 802.3at Quad PSE Controller	Supports IEEE 802.3at Type 1 and 2 PDs, 0.34Ω Channel Resistance, Advanced Power Management, High-Reliability 4-Point PD Detection, Legacy Capacitance Detect
<a href="#">LTC4267</a>	IEEE 802.3af PD Interface Console with Integrated Switching Regulator	Internal 100V, 400mA Switch, Dual Inrush Current, Programmable Class
<a href="#">LTC4269-1</a>	IEEE 802.3at PD Interface Console with Integrated Switching Regulator	2-Event Classification, Programmable Classification, Synchronous No-Opto Flyback Controller, 50kHz to 250kHz, Auxiliary Support
<a href="#">LTC4269-2</a>	IEEE 802.3at PD Interface Console with Integrated Switching Regulator	2-Event Classification, Programmable Classification, Synchronous Forward Controller, 100kHz to 500kHz, Auxiliary Support
<a href="#">LTC4278</a>	IEEE 802.3at PD Interface with Integrated Switching Regulator	2-Event Classification, Programmable Classification, Synchronous No-Opto Flyback Controller, 50kHz to 250kHz, 12V Auxiliary Support
<a href="#">LTC4270/ LTC4271</a>	12-Port PoE/PoE+/LTPoE++™ PSE Controller	Transformer Isolation, Supports Type 1, Type 2 and LTPoE++ PDs

## Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

- ⊖ [View LTC4274IUHF#TRPBF on WIN SOURCE](#)
- ⊖ [Analog Devices Inc. Information](#)

## Optimize Your Supply Chain with WIN SOURCE Solutions

- ✓ Global Sourcing Solution
- ✓ Obsolete Management
- ✓ Cost Control Management
- ✓ Shortage Management
- ✓ Alternative Solution
- ✓ Excess Inventory Management