Stray-Field Immune, High-Speed, Hall-Effect Angle Sensor IC

FEATURES AND BENEFITS

- Contactless 0° to 360° angle sensor IC for angular position, rotational speed, and direction measurement
  - Hall-effect technology
  - End of shaft
  - Stray-field immune
- Designed to meet ASIL D top-level safety requirements in a single- or dual-die package when used in conjunction with appropriate system-level control
- 11.2 bits noise-free resolution with 300 G field and 12.5 kHz bandwidth at 25°C
- Default 25 µs latency with 12.5 kHz bandwidth
  - Programmable from 15 to 45 µs
- Wide operating voltage (3.7 to 18 V) enables direct connection to vehicle battery
- Linearization to reduce error from misalignment between sensor and target magnet.
- SPI interface allows use of multiple independent sensors for applications requiring redundancy
- 5-bit CRC on SPI messages
- ABI and UVW interfaces provide high resolution and lowest latency angle information
- EEPROM with Error Correction Control (ECC) for trimming calibration
- EEPROM programmable angle reference (0°) position and rotation direction (CW or CCW)
- AEC-Q100 grade 0 qualification

DESCRIPTION

The A33023 is a 360° angle sensor IC that provides contactless high-resolution angular position information based on magnetic sensing technology. The A33023 is a system-on-chip (SoC) architecture that includes angle sensing, digital signal processing, and various output options: SPI, PWM, motor commutation (U,V,W), and encoder outputs (A, B, I). Also integrated in the device is on-chip EEPROM technology, capable of supporting a high number of read/write cycles, for flexible end-of-line programming of calibration parameters.

The low 25 µs latency of the A33023 makes it ideal for automotive applications requiring fast 0° to 360° angle measurements, such as electronic power steering (EPS), seatbelt motor systems, transmission actuators, shift-by-wire systems, electronic braking systems, and throttle systems.

The A33023 is targeting single-die ASIL D compliance when used in conjunction with appropriate system-level controls.

Continued on next page...

PACKAGES:

24-pin eTSSOP (Suffix LP)



Dual Independent SoCs

Not to scale

14-pin TSSOP (Suffix LE)



Single SoC



Figure 1: Functional Block Diagram

DESCRIPTION (continued)

The A33023 also includes integrated linearization features. This allows the A33023 to correct for misalignment between the IC and the target magnet with minimal added latency.

The A33023 is available in a single-die 14-pin TSSOP and a dual-die 24-pin eTSSOP package. Both packages are lead (Pb) free with 100% matte-tin lead frame plating. The A33023 is qualified to AEC-Q100 grade 0.

Table of Contents

Features and Benefits ... 1
Description ... 1
Packages ... 1
Functional Block Diagram ... 1
Selection Guide ... 3
Absolute Maximum Ratings ... 3
Thermal Characteristics ... 3
Pinout Diagrams and Terminal Lists ... 4
Characteristic Performance ... 6
Functional Description ... 11
  Overview ... 11
  Angle Measurements ... 11
  Input Magnetic Flux Density Definitions ... 13
  System-Level Timing ... 13
  Impact of High-Speed Sensing ... 14
  Operational Modes ... 14
    PWM Output ... 14
  Incremental Output Interface (ABI) ... 15
  ABI/UVW Output Configuration ... 17
  ABI Inversion ... 18
  Index Pulse ... 19
  Zero-Degree Position Indication ... 20
  Effective Speed of Slew Time ... 22
  Brushless DC Motor Output (UVW) ... 23
  Angle Hysteresis ... 24
  Linearization Feature ... 25
Device Programming Interfaces ... 26
  Interface Structure ... 26
  SPI ... 27
    Timing ... 27
  Message Frame ... 28
    MISO Response on Receipt of Bad CRC ... 30
  Manchester Interface ... 31
    Entering Manchester Communication Mode ... 31
    Transaction Types ... 31
EEPROM and Shadow Memory Usage ... 34
  Enabling EEPROM Access ... 34
  EEPROM and Shadow Access Protections ... 34
  Write Transactions to Extended Memory: EEPROM, Shadow, and Volatile ... 34
  Shadow Memory Read and Write Transactions ... 35
    EEPROM Margin Check ... 35
Primary Serial Interface Register Reference ... 36
  Extended Memory Table ... 46
    EEPROM (Nonvolatile), Shadow (Volatile), and Miscellaneous (Volatile) ... 46
  EEPROM ... 48
  Volatile Memory ... 65
Safety and Diagnostics ... 69
  Error Reporting in ABI/UVW ... 71
Application Information ... 72
I/O Structures ... 74
Package Outline Drawings ... 75
Revision History ... 77
Appendix ... 78

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

SELECTION GUIDE

Part Number	System Die	Nominal B_{IN}	Interface Voltage	Package	Packing
A33023LLEATR-300	Single	300 G	3.3 V	14-pin TSSOP	4000 pieces per 13-in. reel
A33023LLEATR-600	Single	400 G	3.3 V		
A33023LLEATR-300-5	Single	300 G	5 V		
A33023LLEATR-600-5	Single	400 G	5 V		
A33023LLPBTR-DD-300	Dual	300 G	3.3 V	24-pin eTSSOP	4000 pieces per 13-in. reel
A33023LLPBTR-DD-600	Dual	400 G	3.3 V		
A33023LLPBTR-DD-300-5	Dual	300 G	5 V		
A33023LLPBTR-DD-600-5	Dual	400 G	5 V		

ABSOLUTE MAXIMUM RATINGS

Characteristic	Symbol	Notes	Rating	Unit
Forward Supply Voltage	V_{CC}	Not sampling angles	38	V
Reverse Supply Voltage	V_{RCC}	Not sampling angles	–18	V
Digital I/O Forward Voltage (MOSI, MISO, SCLK, $\overline{CS}$, A/U, B/V, I/W, WAKE, BYP)	V_{DIG}	3.3 V or 5 V interface selected	5.65	V
Digital I/O Reverse Voltage	V_{RDIG}		–0.5	V
PWM Forward Voltage	V_{PWM}		18	V
PWM Reverse Voltage	V_{RPWM}		–0.5	V
Operating Ambient Temperature	T_A	L range	–40 to 150	°C
Maximum Junction Temperature	$T_{J(MAX)}$		165	°C
Storage Temperature	T_{STG}		–65 to 170	°C
ESD Rating	V_{HBM}	HBM testing per AEC-Q100; TSSOP-14 package	>4	kV
		HBM testing per AEC-Q100; eTSSOP-24 package	3.5 [1]	kV

[1] All GND pins shorted together.

THERMAL CHARACTERISTICS: May require derating at maximum conditions; see Operating Characteristics section.

Characteristic	Symbol	Test Conditions*	Value	Unit
Package Thermal Resistance	$R_{\theta JA}$	LE-14 package on 4-layer PCB based on JEDEC standard JESD51-7	82	°C/W
		LP-24 package on 4-layer PCB based on JEDEC standard JESD51-7	69	°C/W

*Additional thermal information available on the Allegro website.

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

PINOUT DIAGRAMS AND TERMINAL LISTS



Package LE 14-pin TSSOP Pinout Drawing

Terminal List

Number	Name	Function
1,2	VCC	Power supply
3	PWM	PWM output and Manchester Communications
4	BYP	External bypass capacitor terminal for internal regulator
5, 6, 7	GND	Device ground terminal
8	$\overline{CS}$	SPI Chip Select terminal (active low input)
9	SCLK	SPI Clock terminal input
10	MOSI	SPI Controller Output / Peripheral Input
11	MISO	SPI Controller Input / Peripheral Output
12	A/U	Option 1: Quadrature A output signal Option 2: U output signal
13	B/V	Option 1: Quadrature B output signal Option 2: V output signal
14	I/W	Option 1: Quadrature I (index) output signal Option 2: W output signal

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com



Package LP 24-pin eTSSOP Pinout Drawing (Dual Die)

Terminal List Table

Number	Name	Function
1	SCLK 1	SPI Clock terminal input
2	$\overline{CS}$ 1	SPI Chip Select terminal (active low input)
3	MOSI 1	SPI Controller Output/Peripheral Input
4	MISO 1	SPI Controller Input/Peripheral Output
5	A/U 1	Option 1: Quadrature A output; Option 2: U Output
6	B/V 1	Option 1: Quadrature B output; Option 2: V Output
7	I/W 1	Option 1: Quadrature I output; Option 2: W Output
8	GND 1	Device ground terminal
9	BYP 1	External bypass capacitor terminal for internal regulator
10	PWM 1	PWM angle output and Manchester Communications
11, 12	VCC 1	Power supply

Number	Name	Function
13	SCLK 2	SPI Clock terminal input
14	$\overline{CS}$ 2	SPI Chip Select terminal (active low input)
15	MOSI 2	SPI Controller Output/ Peripheral Input
16	MISO 2	SPI Controller Input/ Peripheral Output
17	A/U 2	Option 1: Quadrature A output; Option 2: U Output
18	B/V 2	Option 1: Quadrature B output; Option 2: V Output
19	I/W 2	Option 1: Quadrature I output; Option 2: W Output
20, 21	GND 2	Device ground terminal
22	BYP 2	External bypass capacitor terminal for internal regulator
23	PWM 2	PWM angle output and Manchester Communications
24	VCC 2	Power supply

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

CHARACTERISTIC PERFORMANCE

OPERATING CHARACTERISTICS: Valid over operating voltage and temperatures, unless otherwise specified

Characteristics	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
ELECTRICAL CHARACTERISTICS						
Supply Voltage [1][5]	V_{CC}	Interface voltage 3.3 V	3.7	–	18	V
		Interface voltage 5.0 V	4.8	–	18	V
Supply Current	I_{CC}	One die, sampling angles, $T_A \geq 25°C$	–	–	19	mA
		One die, sampling angles, $T_A < 25°C$	–	–	22	mA
Clock Frequency	f_{CLK}	Main oscillator	13.6	16	18.4	MHz
		2 MHz oscillator	1.7	2	2.3	MHz
		250 kHz oscillator	212.5	250	287.5	kHz
Undervoltage Flag Threshold	$V_{UVD(HIGH)}$	dV/dt = +1 V/ms, A33023 sampling enabled	–	–	3.75	V
	$V_{UVD(LOW)}$	dV/dt = –1 V/ms, A33023 sampling disabled	3.35	–	–	V
Overvoltage Flag Threshold [4]	$V_{OVD(HIGH)}$	V_{CC} rising	21	22	–	V
	$V_{OVD(LOW)}$	V_{CC} falling	20	21	–	V
Forward Supply Zener Clamp Voltage	V_{ZUP}	$I_{CC} = I_{CC(max)} + 3$ mA	38	–	–	V
Reverse Supply Zener Clamp Voltage	V_{RZUP}	$I_{CC} = I_{RCC(min)}$	–	–	–18	V
Reverse Battery Current	I_{RCC}	V_{CC} = –18 V	–5	–	–	mA
Power-On Time [2][3]	t_{PO}		–	0.5	–	ms

[1] Conditions of maximum supply voltage and ambient temperature must not exceed maximum junction temperature. At elevated ambient temperatures, the maximum operational voltage is reduced. See plot below. Plot is based on $R_{\theta JA}$, using a four-layer JEDEC standard PCB.





[2] SPI transactions will be valid within ≈ 500 µs of power on. Time for valid angle depends on filter bandwidth (typically 0.5 ms after power-on when using a 12.5 kHz bandwidth). Angle is considered valid once ANG_RDY (bit 0 of serial address 0xC is set to 1, and no error flags are present).

[3] Parameter is not measured at final test. Determined by design.

[4] Contact Allegro for additional OVD threshold options.

[5] Supply voltage ramp rate should be no slower than 5 V/ms when first energizing (0 to 5 V in 1 ms). Once device is powered on, the rate of change on V_{CC} must be limited to less than 1 V/µs for changes larger than 1 V in magnitude.

Continued on next page...

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

OPERATING CHARACTERISTICS (continued): Valid over operating voltage and temperatures, unless otherwise specified

Characteristics	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
Internal Bandwidth	BW	IIR_BW_SEL = 0	–	6.25	–	kHz
		IIR_BW_SEL = 1 (default)	–	12.5	–	kHz
		IIR_BW_SEL = 2	–	25	–	kHz
		IIR_BW_SEL = 3	–	50	–	kHz
Bypass Pin Output Voltage [1]	V_{BYP}	T_A = 25°C, C_{BYP} = 0.1 µF, 3.3 V interface voltage	2.97	3.3	3.63	V
		T_A = 25°C, C_{BYP} = 0.1 µF, 5 V interface voltage, V_{CC} ≥ 6 V	4.35	5	5.65	V
SPI INTERFACE SPECIFICATIONS [2]						
Load Resistance	R_L		100	–	–	kΩ
Load Capacitance	C_L	Loading on digital output (MISO) pin with frequency up to 10 MHz	–	–	20	pF
		Loading on digital output (MISO) pin with frequency up to 1 MHz	–	–	50	pF
Input Leakage Current	I_{L_SPI}	Leakage current into MOSI, SCLK, $\overline{CS}$ pins Bus voltage ≤ $V_{IH(MAX)}$	–	–	70	µA
SPI AND ABI/UVW INTERFACE VOLTAGE SPECIFICATIONS (3.3 V MODE)						
Digital Input High Voltage	V_{IH}	MOSI, SCLK, $\overline{CS}$ pins	2.8	–	3.63	V
Digital Input Low Voltage	V_{IL}	MOSI, SCLK, $\overline{CS}$ pins	–	–	0.5	V
Digital Output High Voltage	V_{OH}	MISO, ABI/UVW pins, C_L = 50 pF, Freq ≤ 1 MHz	2.93	3.3	3.63	V
Digital Output Low Voltage	V_{OL}	MISO, ABI/UVW pins, C_L = 50 pF, Freq ≤ 1 MHz	–	0.3	0.5	V
SPI AND ABI/UVW INTERFACE VOLTAGE SPECIFICATIONS (5 V MODE)						
Digital Input High Voltage	V_{IH}	MOSI, SCLK, $\overline{CS}$ pins, V_{CC} ≥ 6 V	3.75	–	5.5	V
Digital Input Low Voltage	V_{IL}	MOSI, SCLK, $\overline{CS}$ pins, V_{CC} ≥ 6 V	–	–	0.5	V
Digital Output High Voltage	V_{OH}	MISO, ABI/UVW pins, C_L = 50 pF, Freq ≤ 1 MHz, V_{CC} > 6 V	4	5	5.5	V
Digital Output Low Voltage	V_{OL}	MISO, ABI/UVW pins, C_L = 50 pF, Freq ≤ 1 MHz, V_{CC} > 6 V	–	0.3	0.5	V
SPI INTERFACE TIMING SPECIFICATIONS [2]						
SPI Message Length	SPI_{LENGTH}		32	–	32	bits
SPI Clock Frequency	f_{SCLK}	MISO pins, C_L ≤ 20 pF	0.1	–	10	MHz
		MISO pins, C_L ≤ 50 pF	0.1	–	1	MHz
SPI Clock Duty Cycle	D_{fSCLK}	SPI_{CLKDC}	40	–	60	%
SPI Frame Rate	t_{SPI}	SPI message is 32 bits	3	–	289	kHz
Chip Select to First SCLK Edge	t_{CS}	Time from CS going low to SCLK falling edge	50	–	–	ns
Chip Select Idle Time	t_{CS_IDLE}	Time CS must be high between SPI message frames	200	–	–	ns
Data Output Valid Time	t_{DAV}	Data output valid after SCLK falling edge, C_L ≤ 20 pF	–	–	50	ns
MOSI Setup Time	t_{SU}	Input setup time before SCLK rising edge	25	–	–	ns
MOSI Hold Time	t_{HD}	Input hold time after SCLK rising edge	40	–	–	ns
SCLK to CS Hold Time	t_{CHD}	Hold SCLK high time before CS rising edge	5	–	–	ns

[1] The output voltage specification is to aid in PCB design. The pin is not intended to drive any external circuitry. The specifications indicate the peak capacitor charging and discharging currents to be expected during normal operation. Parameter is not measured at finale test. Determined by design.
[2] Parameter is not measured at final test. Determined by design.

Continued on next page...

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

OPERATING CHARACTERISTICS (continued): Valid over operating voltage and temperatures, unless otherwise specified

Characteristics	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
PWM INTERFACE SPECIFICATIONS						
PWM Carrier Frequency	f_{PWM}	PWM Frequency Min. Setting, T_A in specification	–	125	–	Hz
		PWM Programmable options	–	16	–	steps
		PWM Frequency Max. Setting, T_A in specification	–	16	–	kHz
PWM Output Low Clamp [1]	$D_{PWM(min)}$	2% corresponds to PWM_PORCH_SEL EEPROM field set to 000; 8% corresponds to PWM_PORCH_SEL EEPROM field set to 110	2	–	8	%
PWM Output High Clamp [1]	$D_{PWM(max)}$	92% corresponds to PWM_PORCH_SEL EEPROM field set to 110; 98% corresponds to PWM_PORCH_SEL EEPROM field set to 000	92	–	98	%
PWM Output Clamp Step Size [1]	$D_{PWM(step_size)}$	PWM_PORCH_SEL EEPROM field	–	1	–	%
PWM Output Leakage Current		Output voltage ≤ 5.5 V, output FET off	–	–	100	µA
PWM Saturation Voltage	$V_{PWMSAT(LOW)}$	Sink current = 4.7 mA, V_{CC} = 5 V, output FET on	–	–	0.35	V
PWM Maximum Operational Pull-Up Voltage	V_{SPWM}		–	–	5.65	V
PWM Output Current Limiter [1]	$I_{PWMLIMIT}$	Output FET on, T_A = 25°C; short circuit protection	20	–	50	mA
PWM Max. Operational Current [1]	$I_{PWMSC(SINK)}$	Recommended max. operational PWM current	–	–	20	mA
PWM Load Capacitance [1]	C_{PWMLX}		–	–	4.7	nF
Output Load Resistance	$R_{P(PULLUP)}$		–	1500	–	Ω
INCREMENTAL OUTPUT SPECIFICATIONS [1]						
ABI and UVW Output Angular Hysteresis	hys_{ANG}	Programmable	0	–	1.41	degrees
AB Channel Resolution	RES_{AB}	Programmable via EEPROM, 4-bit field, specified in pulses per revolution, PPR	1	–	2048	PPR
AB Quadrature Resolution	RES_{AB_INT}	Equal to 4 × RESAB, specified in counts per revolution, CPR	4	–	8192	CPR
UVW Poles Pairs	N_{pole}	DC commutation signals; programmable via EEPROM, 4-bit field	1	–	16	pole pairs
Maximum Sourcing Current	I_{SOURCE}	Output voltage ≥ 2.8 V; IO voltage of 3.3 or 5 V	–	1.0	–	mA
Maximum Sinking Current	I_{SINK}	Output voltage ≤ 0.5 V; IO voltage of 3.3 or 5 V	–	1.0	–	mA
MANCHESTER SPECIFICATIONS [1]						
Bit Rate	–	Communication rate	4.0	–	100.0	kbps
Manchester Input High Voltage	$V_{MAN(H)}$	Data pulses on PWM	2.8	–	V_{CC}	V
Manchester Input Low Voltage	$V_{MAN(L)}$	Data pulses on PWM	0	–	1.2	V

[1] Parameter is not measured at final test. Determined by design.

Continued on next page...

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

OPERATING CHARACTERISTICS (continued): Valid over operating voltage and temperatures, unless otherwise specified

Characteristics	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
MAGNETIC CHARACTERISTICS						
Input Magnetic Flux Density [1]	B_{IN}	For part numbers with suffix 300	–	300 [2]	400	G
		For part numbers with suffix 600	–	400 [2]	600	G
ANGLE CHARACTERISTICS						
Number of Angle Bits	N_{SPI}	Length of angle word	–	16	–	bits
Response Time [3][5]	$t_{RESPONSE}$	Angular latency, bandwidth = 6.25 kHz	36.9	45	53.1	µs
		Angular latency, bandwidth = 12.5 kHz	20.5	25	29.5	µs
		Angular latency, bandwidth = 25 kHz	16.4	20	23.6	µs
		Angular latency, bandwidth = 50 kHz	12.3	15	17.7	µs
Refresh Rate [4]	t_{ANG}	Register update rate. ABI update rate, no interpolation (INTERPOLATOR_BYPASS = 1).	–	2	–	µs
	t_{ANG_interp}	ABI Angle update rate with 8× interpolation. (INTERPOLATOR_BYPASS = 0, INTERPOLATOR_RATE = 0)	–	0.25	–	µs
		ABI Angle update rate with 4× interpolation. (INTERPOLATOR_BYPASS = 0, INTERPOLATOR_RATE = 1)	–	0.5	–	µs
Angle Error [6]	ERR_{ANG}	T_A = 25°C, ideal magnet alignment, RPM = 0	–1.0	±0.5	1.0	degrees
		T_A = 150°C, ideal magnet alignment, target rpm = 0	–2.0	±0.9	2.0	degrees
Angle Error Due to DC Stray Field [7]		T_A = 25°C, B_{stray} = 50 G DC, B_{IN} = 300 G	–	±0.1	±0.4	degrees
Angle Error Due to AC Stray Field [7]		T_A = 25°C, AC stray field according to ISO11452-8 Test Level IV, B_{IN} = 300 G	–	±0.1	±0.4	degrees
Angle Drift Due to Temperature [6]	$ANGLE_{DRIFT}$	Change in angle from 25°C; T_A = 150°C, ideal magnet alignment, target rpm = 0	–1.2	±0.5	1.2	degrees
		Change in angle from 25°C; T_A = –40°C, ideal magnet alignment, target rpm = 0	–	±0.5	–	degrees
Angle Drift Over Lifetime	$ANGLE_{DRIFT_Life}$	B_{IN} = 300 G, average maximum drift observed following AEC-Q100 qualification testing	–	0.5	–	degrees

[1] The Input Magnetic Flux Density B_{IN} is defined in the “Input Magnetic Flux Density Definitions” section.
[2] During Normal Mode operation, there is no strict minimum value for B_{IN} as a smaller input field will only lead to a lower resolution: therefore, it is not recommended to operate below 50 G for the 300 part variant and below 100 G for the 600 part variant.
[3] Not directly measured at final test, based on oscillator measurements.
[4] The rate at which a new angle reading will be ready.
[5] Response time is measured at the time between the magnet crossing a given angle and the part reporting that angle.
[6] Angle Error and Drift inferred through channel characterization and signal path testing. Not directly measured at final test.
[7] Parameter is not measured at final test. Determined by design and channel matching.

Continued on next page...

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

OPERATING CHARACTERISTICS (continued): Valid over operating voltage and temperatures, unless otherwise specified

Characteristics	Symbol	Test Conditions			Min.	Typ.	Max.	Unit
ANGLE CHARACTERISTICS (continued)								
Angle Noise [3][4]	N_{ANG}	Target RPM = 0, 3 sigma; 300 G for 300 part variant; 400 G for 600 part variant	BW = 6.25 kHz	T_A = 25°C	–	0.065	–	degrees
				T_A = 150°C	–	0.110	–	degrees
			BW = 12.5 kHz	T_A = 25°C	–	0.075	–	degrees
				T_A = 150°C	–	0.160	–	degrees
			BW = 25 kHz	T_A = 25°C	–	0.100	–	degrees
				T_A = 150°C	–	0.180	–	degrees
			BW = 50 kHz	T_A = 25°C	–	0.120	–	degrees
				T_A = 150°C	–	0.240	–	degrees
Noise Free Number of Bits [2][4]	b_{NOISE_FREE}	Target RPM = 0, 6 sigma; 300 G for 300 part variant; 400 G for 600 part variant	BW = 6.25 kHz	T_A = 25°C	–	11.4	–	bits
				T_A = 150°C	–	10.7	–	bits
			BW = 12.5 kHz	T_A = 25°C	–	11.2	–	bits
				T_A = 150°C	–	10.1	–	bits
			BW = 25 kHz	T_A = 25°C	–	10.8	–	bits
				T_A = 150°C	–	10.0	–	bits
			BW = 50 kHz	T_A = 25°C	–	10.6	–	bits
				T_A = 150°C	–	9.6	–	bits
TEMPERATURE SENSOR [1]								
Temperature	$TEMP_{BITS}$	Main and redundant			–	12	–	bits
Temperature Resolution		1°C = 8 counts			–	0.125	–	°C
Overtemperature Threshold	OVT				–	170	–	°C
	UVT				–	–60	–	°C

[1] Parameter is not measured at final test. Determined by design.
[2] The Noise Free Number of Bits is defined as: $log_2(360/(6\times\sigma))$ where σ is the rms angle noise.
[3] This value represents 3-sigma or three times the standard deviation of the measured samples.
[4] Based on characterization data, not measured at final test.

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

FUNCTIONAL DESCRIPTION

Overview

The A33023 is an automotive-qualified four channel rotary position sensor. The four channels provide redundant angle sensing within a single monolithic surface mount device.

This device is an advanced, programmable system-on-chip (SoC), incorporating six planar Hall-effect, analog signal conditioning, high-speed sampling analog-to-digital converters, digital filtering, digital signal processing (which includes two separate signal paths, primary and secondary), and multiple output options. Available outputs options include SPI, PWM, and motor commutation outputs (U, V, W) or encoder outputs (A, B, I).

The primary (or main) channel is comprised of six planar Hall plates measuring the magnetic field perpendicular to the package. The three secondary channels are each a subset of four Hall plates out of the six from the main channel (see Angle Measurements section below for more details). The information from each channel is processed in parallel to compute an angle measurement based on the input magnetic fields. The resulting angle information, primary and secondary, is passed through additional processing and made available as four independent outputs. In addition, the A33023 compares the primary angle to the secondary angles to monitor the integrity of the angle information.

Zero angle, filtering, linearization, and diagnostic adjustment options are available in the A33023. These options are configurable in onboard EEPROM, providing a wide range of sensing solutions in the same device.

Angle Measurements

The A33023 is capable of rejecting common-mode stray fields, based on the calculation of the equivalent center of mass of the measured magnetic fields. The concept of center of mass is an analogy to understand how the A33023 is a stray-field immune sensor: if the same additional mass is applied to a group of weights, the angular position of the center of mass is unchanged. The A33023 has six planar Hall plates equally spaced in a 2 mm diameter circle (Figure 2, not to scale). The magnetic center is attracted toward a given Hall plate if it measures a positive magnetic field or repelled if it measures a negative magnetic field. While placed in front of the right rotating magnet, the magnetic center follows the same rotation as the magnet. The A33023 measures the position of this magnetic center and returns its angular position.

To evaluate the magnet angle position δ_{MAIN}, the A33023 realizes the following calculation:

$$\delta_{MAIN} = atan2\left(\frac{\frac{\sqrt{3}}{2}(CH_B + CH_C)}{CH_A + \frac{1}{2}(CH_B - CH_C)}\right)$$

Equation 1: Magnet angle position calculation

with:

- CH_A = HP1-HP4
- CH_B = HP2-HP5
- CH_C = HP3-HP6

HPi is the magnetic field measured by the Hall plate i along the direction Z, perpendicular to the surface of the chip.

The A33023 also measures three redundant angles using the functions f_1, f_2 and f_3:

- $\delta_{AB} = f_1(CH_A,CH_B)$
- $\delta_{BC} = f_2(CH_B,CH_C)$
- $\delta_{CA} = f_3(CH_C,CH_A)$

The A33023 compares the main and redundant angles at each clock cycle and switches to safe state if a sufficiently high mismatch is detected.

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com



Figure 2: Axial view of the A33023 and the cylinder magnet with diametrical magnetization (showing default 0° position)



Figure 3: Isometric view of the A33023 and the cylinder magnet with diametrical magnetization

The A33023 is intended to work as an end-of-shaft angle sensor, in front of a rotating magnet. To achieve 360° absolute angle position, the magnet can be a:

- Two-pole ring, cylinder, or block magnet with diametrical magnetization (Figure 3). The typical magnetic field observed by these channels is presented in the Input Magnetic Flux Density Definitions section.
- Four-pole ring, cylinder, or block magnet with magnetization parallel to the axis of rotation (Figure 4).



Figure 4: Isometric view of the A33023 and the cylinder magnet with four-pole axial magnetization

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

Input Magnetic Flux Density Definitions

Each of the three signal channels observes a differential field as the magnet rotates above the IC. When discussing sensor performance, it is often easier to use the single-ended value of the input magnetic flux density, B_{IN}, instead of the differential value. B_{IN} is the average single-ended field exhibited across all Hall plates. For a perfectly aligned system, B_{IN} is the maximum field any single Hall plate experiences over a complete magnet rotation. Its relationship to the differential channel field is shown in Figure 5. B_{IN} is defined as:

$$B_{IN} = \frac{1}{3} \times \sqrt{\left(\frac{\sqrt{3}}{2}(CH_B + CH_C)\right)^2 + \left(CH_A + \frac{1}{2}(CH_B - CH_C)\right)^2}$$

B_{IN} defines the device resolution, where a high B_{IN} results in better resolution.



Figure 5: Differential channels and B_{IN} over magnet position with ideal IC position

System Level Timing

Internal registers are updated with a new angle value every t_{ANG}. The delay from time of the input until generation of a processed angle value is $t_{RESPONSE}$. SPI, which is asynchronously clocked, results in a varying latency depending on sampling frequency and SCLK speed. Register values transmitted are latched on the first SCLK edge of the SPI response frame. This results in a variable age of the angle data, ranging from $t_{RESPONSE} + t_{SPI}$ to $t_{RESPONSE} + t_{ANG} + t_{SPI}$, where t_{SPI} is the length of a read response packet, and t_{ANG} is the update rate of the angle register.

Similar to SPI, when using the PWM output, the output packet is not synchronized with the internal update rate of the sensor. The angle is latched at the beginning of the carrier frequency period (effectively at the rising edge of the PWM output). Because of this, the age of the angle value, once read by the system micro-controller, may be up to $t_{RESPONSE} + t_{ANG} + 1/f_{PWM}$.



Figure 6: Signal Path Block Diagram Corresponding to Bandwidth 25 kHz

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

Impact of High-Speed Sensing

Due to signal path latency, the angle information is delayed by $t_{RESPONSE}$. This delay equates to a greater angle value as the rotational velocity increases (i.e., a magnet rotating at 20,000 rpm traverses twice as much angular distance in a fixed time period as a magnet rotating at 10,000 rpm) and is referred to as angular lag.

The lag is directly proportional to rpm, and may be compensated for externally, if the velocity is known.

Operational Modes

PWM OUTPUT

The A33023 provides a pulse-width-modulated open-drain output, with the duty cycle (DC) proportional to the main channel angle output. The PWM output is enabled by setting the parameter PWM_ENABLE (extended: 0x3F [17])

The PWM period is defined as shown in Figure 7. The PWM period may be measured by observing the rising edge to rising edge time. The PWM duty cycle is the rising edge to falling edge time as a percent of the PWM period. The fixed front porch and back porch are configurable by the EEPROM parameter PWM_PORCH_SEL (extended: 0x3F [13:11]). The front and back porches are used to identify the PWM frame by the host. The parameter PWM_PERIOD (extended: 0x3F [10:7]) configures the PWM carrier frequency.



Figure 7: PWM Terms Definition

Table 1: PWM_PORCH_SEL

Value	Fixed Time (% Duty Cycle) (Fixed Time = Front Porch = Back Porch)
0	2
1	3
2	4
3	5
4	6
5	7
6	8
7	0

Table 2: PWM_PERIOD

Value	Frequency (Hz)
0	125
1	167
2	250
3	333
4	500
5	667
6	800
7	1000
8	1333
9	1600
10	2000
11	2667
12	4000
13	5333
14	8000
15	16000

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

Incremental Output Interface (ABI)

The A33023 offers an incremental output mode in the form of quadrature A/B and Index outputs to emulate an optical or mechanical encoder. The A and B signals toggle with a 50% duty cycle (relative to angular distance, not necessarily time) at a frequency of 2^N cycles per magnetic revolution, giving a cycle resolution of $(360 / 2^N)$ degrees per cycle. B is offset from A by ¼ of the cycle period. The I signal is an index pulse that occurs once per revolution to mark the zero (0) angle position. One revolution is shown in Figure 8.

Since A and B are offset by ¼ of a cycle, they are in quadrature and together have four unique states per cycle. Each state represents $R = [360 \div (4 \times 2^N)]$ degrees of the full revolution. This angular distance is the quadrature resolution of the encoder. The order in which the states change, or the order of the edge transitions from A to B, allow the direction of rotation to be determined. If a given B edge (rising/falling) precedes the following A edge, the angle is increasing from the perspective of the electrical (sensor) angle and the angle position should be incremented by the quadrature resolution (R) at each state transition. Conversely, if a given A edge precedes the following B edge, the angle is decreasing from the perspective of the electrical (sensor) angle and the angle position should be decremented by the quadrature resolution (R) at each state transition. The angle position accumulator wraps each revolution back to 0.

The quadrature states are designated as Q1 through Q4 in the following diagrams, and are defined as follows:

Table 3: Quadrature States

State Name	A	B
Q1	0	0
Q2	0	1
Q3	1	1
Q4	1	0

Note that the A/B progression is a gray coding sequence where only one signal transitions at a time. The state progression must be as follows to be valid:

Increasing angle: Q1 → Q2 → Q3 → Q4 → Q1 → Q2 → Q3 → Q4
Decreasing angle: Q4 → Q3 → Q2 → Q1 → Q4 → Q3 → Q2→ Q1



Figure 8: One Full Magnetic Revolution

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

The duration of one cycle is referred to as 360 electrical degrees, or 360e. One half of a cycle is therefore 180e and one quarter of a cycle (one quadrature state, or R degrees) is 90e. This is the terminology used to express variance from perfect signal behavior.

Ideally, the A and B cycle would be as shown below for a constant velocity:

Practically, the edge rate of the A and B signals, and the switching threshold of the receiver I/Os, will affect the quadrature periods. Here, an exaggeration of the switching thresholds shows that Q4 and Q2, which are fall-fall and rise-rise, have the expected 90e period, whereas Q1 is less than expected and Q3 is greater than expected due to imbalance in switching thresholds.



Figure 9: Electrical Cycle



Figure 10: Electrical Cycle

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

ABI/UVW OUTPUT CONFIGURATION

The A33023 uses three pins to output either ABI information or UVW information. The main angle is used to generate the ABI signals. The parameter ABI_0_UVW_1 (extended: 0x25 [0]) selects the protocol ABI or UVW. The ABI or UVW outputs are enabled or disabled by setting the parameter ABI_UVW_EN (extended: 0x25 [15]).

The A33023 ABI output resolution and quantity of UVW pole pairs is configurable by setting the parameter ABI_UVW_RESOLUTION (extended: 0x25 [5:2]) The options for ABI Cycle Resolution and Quadrature State Resolution are shown in Table 4.

Figure 11 shows the maximum RPM for a given ABI resolution. A rotation rate faster than that shown in the figure will result in a skipped ABI step. In this case slew rate limiting (see Slew Rate Limiting Section) will be required to maintain absolute angle position via ABI.

Table 4: ABI/UVW Cycle Resolution and Quadrature State Resolution

ABI_UVW_ RESOLUTION	Cycle Resolution (Bits = N)	Quadrature Resolution (Bits = N+2)	Cycles per Revolution (A or B)	Quadrature States per Revolution	Cycle Resolution (Degrees)	Quadrature Resolution (R) (Degrees)	UVW Quantity of Poles-Pairs	UVW Cycle Width (Mechanical Degrees)
0*	14	16	16384	65536	0.0220	0.0055	1	360.00
1*	13	15	8192	32768	0.0439	0.0110	2	180.00
2*	12	14	4096	16384	0.0879	0.0220	3	120.00
3	11	13	2048	8192	0.1758	0.0439	4	90.00
4	10	12	1024	4096	0.3516	0.0879	5	72.00
5	9	11	512	2048	0.7031	0.1758	6	60.00
6	8	10	256	1024	1.4063	0.3516	7	51.43
7	7	9	128	512	2.8125	0.7031	8	45.00
8	6	8	64	256	5.6250	1.4063	9	40.00
9	5	7	32	128	11.2500	2.8125	10	36.00
10	4	6	16	64	22.5000	5.6250	11	32.73
11	3	5	8	32	45.0000	11.2500	12	30.00
12	2	4	4	16	90.0000	22.5000	13	27.69
13	1	3	2	8	180.0000	45.000	14	25.71
14	0	2	1	4	360.0000	90.000	15	24.00
15	N/A	N/A	N/A	N/A	N/A	N/A	16	22.50

* Not recommended for use with ABI.

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com



Figure 11: A33023 / ABI_UVW_RESOLUTION selection

ABI INVERSION

The logic levels of the ABI pins may be inverted by setting the ABI_UVW_INVERT_OUT_EN (extended: 0x25 [1]) bit within EEPROM. This also applies if using the UVW output logic.

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

INDEX PULSE

The index pulse I (or Z in some descriptions) marks the absolute zero (0) position of the encoder. Under rotation, this allows the receiver to synchronize to a known mechanical/magnetic position, and then use the incremental A/B signals to keep track of the absolute position. To support a range of ABI receivers, the I pulse has four widths, defined by the ABI_INDEX_MODE EEPROM field (extended: 0x25 [13:12]):



Figure 12: Index Pulse

ABI Count-Up Behavior at Power-Up

ABI interface can be configured to communicate the current absolute angle position at power-on. The behavior at start-up is the following.

- During t_{PO_D} the interface is determined by the error reporting on ABI and PWM.
  - Depending on the error reporting mode and PWM frequency, this state may require ≈16 ms to clear.
- The interface will catch-up with the actual measured angle by moving in a positive or negative direction, whichever is faster. The time for catching up is at most:

$$t_{catch\text{-}up} = \frac{180°}{R} \times \text{ABI_SLEW_TIME}$$

- After catching up with the measured angle, the sensor will operate normally.

If ABI_SLEW_RATE is set to 0, there is no catch-up phase. The ABI lines simply output the current magnetic angle following device power-on.

When ABI_SLEW_RATE is non-zero, the ABI output will automatically count up to the current angle following any power-cycle, reset, or error state (if ABI error reporting is enabled). ABI count-up following a power-cycle or reset may be disabled by setting the ABI_SR_DLY_EN field in EEPROM (extended address 0x25, bit 17), provided ABI error reporting is enabled.



Figure 13: ABI Startup Behavior

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

Zero-Degree Position Indication

The edge of the index pulse corresponding to the zero position, as observed by the sensor, will change based on rotation direction, as shown in Figure 14.

With the magnet rotating such that the observed angle is increasing, the 0° position will be indicated by the rising edge of the Index pulse. If the magnet is rotated in the opposite direction (or if ROT_DIR_P and ROT_DIR_S are changed) to produce a decreasing angle value, the 0° position will be represented by the falling edge of the Index pulse.

The ABI resolution and I pulse mode selection (described above in Figure 13) determine the width of the Index pulse and the corresponding shift zero position indication.



Figure 14: Index Pulse Corresponding to Zero Position

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

Slew Rate Limiting for ABI

Slew rate limiting feature may be used to reduce quadrature state errors. The feature is enabled by setting a non-zero value to the parameter ABI_SLEW_RATE (extended: 0x25 [11:6]). The slew time sets the minimum amount of time that the output must remain in its current state before changing to the next state. This prevents the output from skipping states and can ensure controllers are able to read the state before it changes. This option separates the sensor's observed angle change from the ABI output rate and can be used to control two circumstances:

- The angle sample does not monotonically increase or decrease at the quadrature resolution, thereby skipping one or more quadrature states. In this case, the slew rate limiting logic transitions the ABI signals in the required valid sequence, at the slew rate, until the ABI output catches up with the angle samples, at which point the normal sample rate output resumes. This skipping will most likely occur either at very low velocities, if the noise is high, or at very high velocities when the angle changes more than the quadrature resolution in one angle sample period.
- The ABI receiver at the host end cannot reliably detect edge transitions that are spaced at the sample rate of 0.25 µs (default refresh rate for ABI). The slew limit time can be set greater than the nominal angle sample update period, providing the velocity of the angle rotation would not on average require ABI transitions greater than the angle sample rate.

In both cases, the ABI output will correctly track the rotation position; however, the speed of the ABI edges will be accomplished at the slew rate limit set in EEPROM. Whenever slew rate limiting occurs, the SLR flag (primary: 0x0C [4]) asserts to inform the system of the occurrence.

The difference between a bad ABI without slew rate limiting and the corrected output via slew rate limiting is illustrated in Figure 15.



Figure 15: Slew Rate Limiting

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

Effective Speed of Slew Time

When slew rate limiting occurs, the ABI update rate is no longer dependent on the observed rotation rate, but instead occurs at a period set by the following EEPROM parameters. This change in the edge rate is observed as a change in the target velocity, and this perceived velocity depends on the following parameters:

- ABI_SLEW_RATE (extended: 0x25 [11:6])
- ABI_UVW_RESOLUTION (extended: 0x25 [5:2])

Table 5 shows the equivalent rpm for select combinations of slew time and ABI resolution. ABI_SLEW_RATE sets to 0 disables the slew rate limiting.

When designing a system, it is important to note these rpm will occur for any change in rotation direction (i.e., motor transitioning from CW to CCW rotation), when both hysteresis and ABI slew rate limiting are enabled, as the IC back fills the ABI edges for the programmed hysteresis window ANGLE_HYST (extended: 0x25 [22:20]).

Table 5: Equivalent RPMs for select combinations of slew time and ABI resolution

EEPROM Setting		Equivalent Velocity (rpm) based on AB Quadrature Resolution		
ABI_SLEW_RATE (Decimal)	Slew Time (µs)	12-Bit Quadrature	11-Bit Quadrature	10-Bit Quadrature
1	0.25	58,593.8	117,187.5	234,375.0
2	0.375	39,062.5	78,125.0	156,250.0
3	0.5	29,296.9	58,593.8	117,187.5
4	0.625	23,437.5	46,875.0	93,750.0
5	0.75	19,531.3	39,062.5	78,125.0
6	0.875	16,741.1	33,482.1	66,964.3
7	1	14,648.4	29,296.9	58,593.8
8	1.125	13,020.8	26,041.7	52,083.3
…	…	…	…	…
62	7.875	1,860.1	3,720.2	7,440.5
63	8	1,831.1	3,662.1	7,324.2

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

Brushless DC Motor Output (UVW)

The A33023 features U, V, and W output signals for stator commutation of brushless DC (BLDC) motors. The output is mode-selectable for 1 to 16 pole-pairs. The BLDC signals (U, V, and W) are generated based on the quantity of pole-pairs and on angle information from either the primary or secondary channel.

The U, V, and W outputs switch when the measured mechanical angle crosses the value where a change should occur. If hysteresis is used, then the UVW edges will update based off the rotation direction and hysteresis window. Hysteresis can be applied to the compensated angle to moderate jitter in the angle output due to noise or mechanical vibration. Figure 17 and Figure 18 below show the U, V, and W example waveforms for three and five pole-pair BLDC motors.



Figure 16: U, V, W Outputs for a 1 Pole-Pair BLDC Motor



Figure 17: U, V, and W Outputs for Three Pole-Pair BLDC Motor



Figure 18: U, V, and W Outputs for Five Pole-Pair BLDC Motor

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

Angle Hysteresis

Hysteresis can be applied to the compensated angle to moderate jitter in the angle output due to noise or mechanical vibration. The parameter ANGLE_HYS (extended: 0x25 [22:20]) defines the width of an angle window at 16 bits. Mathematically, the width of this window in degrees is:

$$Angle\ Hysteresis = \frac{360}{2^{16}} \times 2^{(ANGLE_HYS+1)}$$

The parameter angle_hys is a 3-bit EEPROM field, allowing a range of ≈0.01° to ≈1.41° of hysteresis to be applied. The hysteresis compensated angle is applied to the UVW/ABI output. This same angle populates the ABI_UVW_ANGLE field (primary: 0x14 [15:0]) within the primary serial register space and may be read via SPI.

The effect of the hysteresis is shown in Figure 19. The current angle position as measured by the sensor is at the head of the hysteresis window. As long as the sensor (electrical) angle advances in the same direction of rotation, the hysteresis-compensated angle is equal to the channel angle output, minimizing latency. If the sensor angle reverses direction, the hysteresis-compensated angle is held static until the sensor angle exits the hysteresis window in either direction. If the exit is in the opposite direction of rotation where the head was, the head flips to the opposite end of the hysteresis window and that becomes the new reference direction. The current direction of rotation, or head for the purposes of hysteresis, is reported by the parameter ROT_H (primary: 0xC [1]).

This behavior has the following consequences:

1. If the hysteresis window is greater than the output resolution, the output angle will skip consecutive resolution steps.
   a. To prevent skipped ABI steps, a non-zero slew rate should be set whenever hysteresis is applied.
2. If there is jitter due to noise or mechanical vibration, especially at a static angle position or very slow rotation, the angle will tend to bias to one side of the window, depending on the direction of rotation as the angular velocity approaches zero (i.e., towards the current head) rather than to the average position of the jitter.



Figure 19: Effect of Hysteresis

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

Linearization Feature

The A33023 contains sixteen fixed segments linearization for the main and all three redundant signal paths. Linearization allows for the conversion of the sensor measured magnetic field data into a customer desired output. This can be used to correct minor imperfections in the magnet or mounting tolerances.

Linearization converts the measured angle (sensed by the IC) into a corrected output angle. Typically, this is used to align the measured angle to the mechanical angle (the actual magnet position).

The IC performs linearization by taking the measured angle and adding / subtracting a correction factor. This correction factor will differ over measured angle and is based on linearization coefficients stored in EEPROM. There are 16 coefficients, or y entries (16 for each main and redundant channels), corresponding to 16 measured angles corresponding to [0° 22.5° 45° … 315° 337.5°]. For electrical angles not matching an entry in the EEPROM table, the correction factor is calculated by linearly interpolating between the two closest coefficients.

The y linearization EEPROM fields are 8-bit signed values, each coefficient has a range of –128 to 127 LSB, corresponding to a correction of –11.25 to +11.25 degrees (0.088° step size). The EEPROM fields name are XX_LINEARIZATION_YY with XX standing for AB, BC, CA, or MAIN and YY ranging from 0 to 15. YY = 0 corresponds to the angle correction for the measured position 0°. YY = 1 corresponds to the angle correction for the measured position 22.5°. See Table 6 for more details. For example, MAIN_LINEARIZATION_7 is the angle correction applied to the measured MAIN_ANGLE = 157.5°.

Figure 20 is shown as an example or a nonlinear curve that is corrected by the sensor. In this example, the y values contained within EEPROM fields YY = 3, 4, and 8 are positive numbers while the y values within EEPROM fields YY = 6 and 7 are negative numbers (5 is basically no correction).

The A33023 sample programmer can be used to calculate the linearization coefficients or, alternatively, a MATLAB function is given in the corresponding appendix at the end of this datasheet.

Note that, in case of a short stroke (Rotation < 360°), it is recommended to calibrate with a linearization point beyond both ends of the stroke, in order to have a proper linearization at the range ends. Alternatively, if previous proposal is not possible, it is recommended in the calculation to extrapolate the measured angles at the first neighbor calibration angles. For example, if the range is [20 100°], it is recommended to program XX_LINEARIZATION_0 and XX_LINEARIZATION_5 in addition to XX_LINEARIZATION_1 to XX_LINEARIZATION_4.



Figure 20: Schematic view of output angle linearization

Table 6: EEPROM Names and Angles

EEPROM Field XX stands for AB, BC, CA, or MAIN	Corresponding measured angle to be corrected (deg.)
XX_LINEARIZATION_0	0
XX_LINEARIZATION_1	22.5
XX_LINEARIZATION_2	45
XX_LINEARIZATION_3	67.5
XX_LINEARIZATION_4	90
XX_LINEARIZATION_5	112.5
XX_LINEARIZATION_6	135
XX_LINEARIZATION_7	157.5
XX_LINEARIZATION_8	180
XX_LINEARIZATION_9	202.5
XX_LINEARIZATION_10	225
XX_LINEARIZATION_11	247.5
XX_LINEARIZATION_12	270
XX_LINEARIZATION_13	292.5
XX_LINEARIZATION_14	315
XX_LINEARIZATION_15	337.5

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

DEVICE PROGRAMMING INTERFACES

The A33023 can be programmed in two ways:

- Using the *SPI interface* for input and output
- Using a *Manchester protocol* on the PWM pin to send and receive data

The A33023 does not require special supply voltages to write to the EEPROM.

All accessible fields of the IC may be read and written using both protocols. If EEPROM locking is used, write access using either protocol may be limited.

Interface Structure

The A33023 consists of two memory blocks: direct memory (primary serial registers) and extended memory (EEPROM, shadow memory, volatile registers). The primary serial interface registers are used for direct writes and reads by the host controller for frequently required information (for example, angle data, warning flags, field strength, and temperature). All forms of communication (including the extended locations) operate through the primary registers, whether it be via SPI or Manchester.

The primary serial registers provide data and address location for accessing extended memory locations. Accessing these extended locations is done in an indirect fashion: the controller writes into the primary interface to give a command to the sensor to access the extended locations. The read/write is executed and the result is again presented in the primary interface.

This concept is shown in Figure 21 below.

For writing extended locations, the primary interface registers INDIRECT_WR_ADDRESS (primary: 0x1), INDIRECT_WR_DATA_MSB (primary: 0x2), and INDIRECT_WR_DATA_LSB (primary 0x3) are used for writing extended memory locations. INDIRECT_WR_ADDRESS holds the address of the target extended memory location to be written. INDIRECT_WR_DATA_MSB and INDIRECT_WR_DATA_LSB contain the two high bytes and the two low bytes for the extended location contents. The INDIRECT_WR_STATUS (primary: 0x4) register is used for commands and status information. Refer to the section “Read Transaction from EEPROM” for further information and other register fields associated with indirect memory transactions.

For reading extended locations, the primary interface registers INDIRECT_RD_ADDRESS (primary: 0x5), INDIRECT_RD_DATA_MSB (primary: 0x7), and INDIRECT_RD_DATA_LSB (primary 0x8) are used for reading extended memory locations. INDIRECT_RD_ADDRESS holds the address of the target extended memory location to be read. INDIRECT_RD_DATA_MSB and INDIRECT_RD_DATA_LSB contain the two high bytes and the two low bytes for the extended location contents. The INDIRECT_RD_STATUS (primary: 0x6) register is used for commands and status information. Refer to the section “Read Transaction from EEPROM” for further information and other register fields associated with indirect memory transactions.

For more information on EEPROM and shadow memory read and write access, see EEPROM and Shadow Memory section.

The primary serial interface can be accessed using the SPI and using the Manchester interface. These two interfaces are detailed in the following sections.



Figure 21: Serial Registers allow access to extended memory (EEPROM and Shadow) SPI

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

SPI

The A33023 provides a full-duplex 4-pin SPI interface, using SPI mode 3 (CPHA = 1, CPOL = 1).

The sensor responds to commands received on the MOSI (Controller-Out Peripheral-In), SCLK (Serial Clock), and $\overline{CS}$ (Chip Select) pins, and outputs data on the MISO (Controller-In Peripheral-Out) pin. SPI may operate at either 3.3 or 5 V, depending on the interface voltage specified for the part number.



Figure 22: SPI Interface Programming Setup

TIMING

The interface timing parameters from Table 7 are displayed in Figure 23 and Figure 24 below.



Figure 23: SPI Interface Timings Input



Figure 24: SPI Interface Timings Output

Table 7: SPI Interface [1]

Characteristics	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
SPI INTERFACE SPECIFICATIONS						
SPI Message Length	SPI_{LENGTH}		32	–	32	bits
SPI Clock Frequency	f_{SCLK}	MISO pins, $C_L \le 20$ pF	0.1	–	10	MHz
		MISO pins, $C_L \le 50$ pF	0.1	–	1	MHz
SPI Clock Duty Cycle	D_{fSCLK}	SPI_{CLKDC}	40	–	60	%
SPI Frame Rate	t_{SPI}	SPI message is 32 bits	3	–	289	kHz
Chip Select to First SCLK Edge	t_{CS}	Time from CS going low to SCLK falling edge	50	–	–	ns
Chip Select Idle Time	t_{CS_IDLE}	Time CS must be high between SPI message frames	200	–	–	ns
Data Output Valid Time	t_{DAV}	Data output valid after SCLK falling edge, C_L = 20 pF	–	–	50	ns
MOSI Setup Time	t_{SU}	Input setup time before SCLK rising edge	25	–	–	ns
MOSI Hold Time	t_{HD}	Input hold time after SCLK rising edge	40	–	–	ns
SCLK to CS Hold Time	t_{CHD}	Hold SCLK high time before CS rising edge	5	–	–	ns

[1] Parameter is not measured at final test. Limits based on design simulations.

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

MESSAGE FRAME

The SPI interface uses a 32-bit packet and is designed to provide a high level of confidence for data for data integrity. There are three possible SPI transactions: Write Cycle, Read Request (from the controller), and Read Response (from the peripheral).



Figure 25: 32-Bit SPI Frame

Write Cycle or Read Request Cycle

The write cycle and read request frame structure is shown in Figure 26 and Figure 27. The frames consist of the following:

- Start Bit [31]: Static bit with a logic value of 0. This bit is not used in the CRC calculation.
- R/W[30]: Read/Write bit set to a logic value of 1 to signify a write cycle and 0 to signify a read request.
- Address [29:25]: Address bits for accessing primary registers.
- Data [21:6]: Data bit for writing primary registers. Considered immaterial for a read request.
- CRC [4:0]: CRC bits calculated on the frame bits [30:5].
- Immaterial bits [24:22, 5]: Value can be 1 or 0.

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MOSI	0	1	Address [4:0]					—			Data [15:0]																—	CRC [4:0]				

Figure 26: Write Cycle SPI Frame

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MOSI	0	0	Address [4:0]					—			Data [15:0] (immaterial for a read request)																—	CRC [4:0]				

Figure 27: Read Request Cycle Frame

Read Response Cycle

The read response cycle frame, sent from the IC, as shown in Figure 28. The frame consists of the following:

- Start Bit [31]: Start bit is set to a value of 1. This bit is not used in the CRC calculation.
- Previous Address [30:26]: Register address corresponding to the read request data.
- Frame Count [25:23]: Frame counter, increments with each SPI frame.
- S1 [22]: Status/Error Flag
  - Logical OR of all unmasked error flags. Set to 1 if any unmasked error flag is asserted. Will clear once presented on the SPI bus following a read, assuming error condition has cleared.
  - ABI and SLR reported via S1.
- S0 [5]: Status/Error Flag
  - Logical OR of all unmasked error flags. Set to 1 if any unmasked error flag is asserted. Will clear once presented on the SPI bus following a read, assuming error condition has cleared.
- Data [21:6]: Data contents from primary register.
- CRC [4:0]: CRC bits calculated over the frame [30:5].

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MISO	1	Previous Address [4:0]					Frame Count [2:0]			S1	Data [15:0]																S0	CRC [4:0]				

Figure 28: Read Response Cycle Frame

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

SPI CRC

Each SPI frame includes a 5-bit CRC, calculated using the polynomial: $x^5 + x^2 + 1$ with a seed value of 11111_2.



Figure 29: CRC Calculation with Left Shift Register

The outgoing CRC is calculated by the A33023 and transmitted on the MISO pin. The incoming CRC must be calculated by the Controller and included on the MOSI pin. The A33023 checks the CRC on every incoming frame, an invalid frame is ignored. The CRC achieves a hamming distance of 3 for secure data transmission.

The CRC may be calculated with the following C code:

```
#include <stdio.h>
#include <stdint.h>
#include <stdbool.h>
/**
 * Computes a 5-bit CRC using the polynomial X^5 + x^2 + 1
 *
 * This function calculates a 5-bit Cyclic Redundancy Check (CRC)
 * for a given SPI Frame.
 * It utilizes the specified polynomial (X^5 + x^2 + 1) for computation.
 *
 * @param data The input data for which the CRC is to be calculated.
 * @param numberOfBits The number of bits to consider for the CRC calculation.
 *        Should be set to 26, MSB of SPI frame is not included in CRC calc.
 * @return The computed 5-bit CRC value as a 16-bit unsigned integer. The CRC
 *         is based on the provided polynomial and the specified number of bits
 *         from the input data
 */
uint16_t SPI_CRC5(uint64_t data, uint16_t numberOfBits) {
	bool C0 = false;
	bool C1 = false;
	bool C2 = false;
	bool C3 = false;
	bool C4 = false;

	bool C0p = true;
	bool C1p = true;
	bool C2p = true;
	bool C3p = true;
	bool C4p = true;

	bool newBit = false;

	uint64_t bitMask = 1;
	bitMask <<= numberOfBits - 1;

	for (; bitMask != 0; bitMask >>=1) {
		newBit = ((data & bitMask) != 0);

		C4 = C3p;
		C3 = C2p;
		C2 = C1p ^ C4p ^ newBit;
		C1 = C0p;
		C0 = C4p ^ newBit;

		C0p = C0;
		C1p = C1;
		C2p = C2;
		C3p = C3;
		C4p = C4;
	}
	return (C4? 16U: 0U) + (C3? 8U: 0U) + (C2? 4U: 0U) + (C1? 2U: 0U) + (C0? 1U: 0U);
}
```


Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

The CRC may be calculated with the following Python code:

```
def spi_crc(data_frame):
    """
    SPI CRC: Takes 27 bit input and generates 5 bit CRC.
    Polynomial = x^5 + x^2 + 1
    Initial CRC value set to all 1s

    Input:
        data_frame: a string representing 27 bit binary data
    """
    crc = list('11111')  #CRC seed = 11111
    # MSB of SPI frame is not used during CRC calculation.
    for j in range(1, 27):
        old_crc = crc
        aux_crc_1 = crc[1]
        aux_crc_4 = crc[4]
        crc[4] = int(old_crc[3])
        crc[3] = int(old_crc[2])
        crc[2] = int(aux_crc_1) ^ int(aux_crc_4) ^ int(data_frame[j])
        crc[1] = int(old_crc[0])
        crc[0] = int(aux_crc_4) ^ int(data_frame[j])
    #flips calculated CRC around to obtain value in proper order
    crc = crc[::-1]
    return crc
```

A MATLAB implementation of the CRC is:

```
function [output_binary_word,CRC]=Allegro_CRC_x5_x2(input_
binary_word)
%% Initialization
CRC=ones(5,1);
%% CRC calculation
for i=1:length(input_binary_word)
    old_CRC=CRC;
    aux_CRC2=CRC(2);
    aux_CRC5=CRC(5);
    CRC(5)=old_CRC(4);
    CRC(4)=old_CRC(3);
    aux=xor(aux_CRC2,aux_CRC5);
    CRC(3)=xor(aux,str2num(input_binary_word(i)));
    CRC(2)=old_CRC(1);
    CRC(1)=xor(aux_CRC5,str2num(input_binary_word(i)));
end
%% Outputs
CRC=[num2str(CRC(5)) num2str(CRC(4)) num2str(CRC(3))
num2str(CRC(2)) num2str(CRC(1))];
output_binary_word=[input_binary_word CRC];
```


Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

MISO RESPONSE ON RECEIPT OF BAD CRC

Following receipt of a bad CRC the IC will return a special SPI packet to indicate to the Controller a problem has occurred. Changes to the MISO packet are:

- Previous Address [30:26]: Set to 0x11.
- Data[21:6]: Contains the contents of the error register (primary: 0x0F).
  - Note: The IER flag is not set on the first SPI packet; however, a read of the error register (address 0xF) will show the IER flag asserted.

This packet is shown in Figure 30.

MISO RESPONSE FOLLOWING A WRITE

Following a write operation, the MISO packet will contain predetermined values within the Previous Address and Data Fields.

- Previous Address [30:26]: Set 0x10.
- Data [21:6]: Main Angle Value (ANGLE_OUT_MAIN from primary 0xE).

This packet is shown in Figure 31.

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MISO	1	1	0	0	0	1	Frame Count [2:0]			0	IER	XEE	BSY	SME	EUE	ESE	POF	OVC	UVC	MSH	MSL	SMM	OFE	SAT	TSE	VCF	0	CRC [4:0]				

Figure 30: First MISO Response Following Bad CRC

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MISO	1	1	0	0	0	0	Frame Count [2:0]			S1	ANGLE_OUT_MAIN																S0	CRC [4:0]				

Figure 31: MISO Response Following a Write Operation

SPI POWER ON RESPONSE

After a power cycle, S1 and S0 are set to logic = 1 until the ANGLE_RDY (primary: 0xC [0]) bit is set and no other errors are locked. This is an indication to the controller that the signal chain has stabilized and the angle is valid. In addition, transitioning S1 and S0 from logic = 1 to logic = 0 allows for the detection of a stuck diagnostic bit.

The full content of the first SPI return packet following a power-on is 0x80400021. This response only occurs following a full power-cycle. The SPI logic does not reset following a full or soft reset initiate via the CTRL register (Address 0x0D).

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Description	1	Address					Frame Cnt			S1	Data																S0	CRC				
Binary	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	1

Figure 32: Initial SPI Response Frame Following Power-On

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

Manchester Interface

To facilitate addressable device programming when using the unidirectional PWM, ABI, or UVW protocols, without requiring four additional SPI connections, the A33023 incorporates an additional serial communication using the PWM line.

This interface allows an external controller to read and write registers in the A33023 EEPROM and volatile memory. The point-to-point communication protocol is based on Manchester encoding per G.E. Thomas (a rising edge indicates a 0 and a falling edge indicates a 1), with address and data transmitted MSB first.

The setup for communication using the Manchester interface is given in Figure 33.



Figure 33: Manchester Programming Interface Setup

The Manchester interface allows programming and readout with a minimal number of pins involved. A valid auxiliary request command recognized by the sensor places the device into communications mode. In this mode, serial data is transmitted or received on the PWM pin. In the absence of a clock signal, Manchester encoding is used, allowing the sensor to determine the bit rate requested by the controller. The high and low logic level for the Manchester serial data is determined by the Manchester High and Low Voltage parameters. The PWM output consists of an open drain type circuit. A sufficient pull-up resistor and external supply voltage are required.

ENTERING MANCHESTER COMMUNICATION MODE

The A33023 continuously monitors the PWM line for a valid Auxiliary command. The Auxiliary command, shown in Figure 34, is initiated by the main controller pulling the PWM output line low for at least two PWM periods. When the controller releases the PWM line, there is a limited time window to start transmission of the Manchester Access Code (t_{msgRX}). Once a valid Access code is received, the A33023 enters programming mode, and customer EEPROM/Shadow memory may be read/written.

The communication enable, MANCH_COMM_E, bit (extended: 0xA6 [15]) controls the state of the PWM output. When set to a logic 1, the PWM output is disabled, allowing Manchester communication on the PWM line. Setting MANCH_COMM_E to 0 re-enables the PWM output, disabling Manchester communication.

Table 8: Auxiliary Command Parameters

Parameter	Mode	Min.	Max.	Units
t_{hold}	PWM, Auxiliary Command	2 × PWM period	–	µs
t_{gate}	–	0.7	–	µs
t_{msgRX}	–	1.4	300	µs

Table 9: Programming Characteristics

Parameter	Description	Min.	Typ.	Max.	Units
Bit Rate	Communication rate	4	–	100	kbps
Manchester High Voltage	Data pulses on PWM	2.8	–	V_{CC}	V
Manchester Low Voltage	–	0	–	1.2	V



Figure 34: Auxiliary Interrupt Pulse Waveform

TRANSACTION TYPES

The A33023 receives all Manchester communication commands and responds with data on the PWM pin. Each transaction is initiated by a command from the controller; the sensor does not initiate any transactions. Two commands are recognized: Write and Read.

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

Manchester Command Frame General Format

The general format of a Manchester command message frame is shown in Figure 35. Serial binary data is encoded using a Manchester encoding scheme, where a bit value of 1 is indicated by a falling edge within the bit boundary, and a bit value of zero is indicated by a rising edge within the bit boundary. The time period for the bit boundary is determined by the baud rate initiated by the external controller. The A33023 read acknowledge is transmitted at the same rate as the command message frame. The bits are described in Table 10.



Figure 35: Manchester Message Format

Table 10: A33023 Manchester Message Structure

Quantity of Bits	Name	Values	Description
2	Synchronization	0	Used to identify the beginning of a serial interface command and communication bit time.
1	Read/Write	0	[As required] Write operation
		1	[As required] Read operation
5	Address	0x-0x1F	[Read/Write] Register address (of primary serial interface)
16	Data	0/1	Only for writes: 16 bits write data. Omit for read commands.
3	CRC	0/1	Bits to check the validity of frame.

READ COMMAND

The Read command is 11 bits in length, composed of 2 synchronization bits, 1 R/W bit, 5 memory address bits, and 3 CRC bits.



Figure 36: Manchester Read Request Command

READ ACKNOWLEDGE

The Read Acknowledge frame is composed of the synchronization bits, 16 data bits, and 3 CRC bits.



Figure 37: Manchester Read Acknowledge Command

WRITE COMMAND

The Write command is 27 bits in length, composed of 2 synchronization bits, 1 R/W bit, 5 memory address bits, 16 data bits, and 3 CRC bits.



Figure 38: Manchester Write Command

The 5-bit memory address corresponds to the serial register address to which the 16 bits will be written.

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

Manchester Communication CRC

The Manchester serial interface uses a cyclic redundancy check (CRC) for data-bit error checking (synchronization bits are ignored by the check). The CRC algorithm is based on the following polynomial and the calculation is represented graphically in Figure 39. The trailing 3 bits of a message frame comprise the CRC token. The CRC is initialized at 0b111.

$$g(x) = x^3 + x + 1$$



Figure 39: Manchester CRC Calculation

The 3-bit Manchester CRC can be calculated using the following C code:

```
// command: the Manchester command, right justified, does
not include the space for the CRC
// numberOfBits: number of bits in the command not includ-
ing the 2 zero sync bits at the start of the command and the
three CRC bits
// Returns: The three bit CRC

uint16_t ManchesterCRC(uint64_t data, uint16_t numberOfBits)
{
	bool C0 = false;
	bool C1 = false;
	bool C2 = false;
	bool C0p = true;
	bool C1p = true;
	bool C2p = true;
	uint64_t bitMask = 1;

	bitMask <<= numberOfBits - 1;

	// Calculate the state machine
	for (; bitMask != 0; bitMask >>= 1)
	{
		C2 = C1p;
		C0 = C2p ^ ((data & bitMask) != 0);
		C1 = C0 ^ C0p;

		C0p = C0;
		C1p = C1;
		C2p = C2;
	}

	return (C2 ? 4U : 0U) + (C1 ? 2U : 0U) + (C0 ? 1U : 0U);
}
```


Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

EEPROM AND SHADOW MEMORY USAGE

The A33023 device features include integrated EEPROM to permanently store configuration parameters for operation. EEPROM is customer programmable and retains data, or parameter values, to configure the device for the application requirements. After a reset, or EEPROM write operation, parameter data is copied from EEPROM to shadow (volatile) memory. Parameter data in shadow memory, can be overwritten by performing an extended write to the shadow addresses. Access of device parameters through shadow memory is faster than access through EEPROM. In situations where it is desired to test many parameters quickly before permanently programming, use of shadow memory is recommended. The shadow memory registers have the same format as EEPROM and are accessed at extended addresses 0x40 higher than the equivalent EEPROM address. Some bits do not impact device operation and are not copied into shadow memory. Shadow registers do not contain the ECC bits and may have read or write protection restrictions similar to EEPROM.

Enabling EEPROM Access

Writes to indirect memory, EEPROM, and shadow memory are restricted and require an unlock code (reading is allowed without unlocking the device). The unlock code is written to the primary serial register ACCESS (primary: 0x1E [15:0]). This involves two write commands, which should be executed after each other:

For SPI communication:
Write 0xC418 to register primary 0x1E [15:0]
Write 0x0E80 to register primary 0x1E [15:0]
For Manchester communication:
Write 0xC418 to register primary 0x1E [15:0]
Write 0x0E81 to register primary 0x1E [15:0]

Writing the communication enable bit, MANCH_COMM_E (extended 0xA6 [15]) to a value of 0 or a reset event disables the communications mode.

The access status is indicated by the direct serial register access. A read of primary 0x1E [1], set to a value of 1 indicates the customer unlock code is set.

The customer unlock code is not required for write and read operations to all the direct serial registers.

Following an EEPROM write, EEPROM margin checking should be performed. The device must be unlocked when performing margin checks.

EEPROM and Shadow Access Protections

The A33023 contains features to protect against unwanted EEPROM access.

- Setting the EEPROM parameter MEM-LOCK (extended: 0x24 [21:18]) to a value of 0xC (1100 binary) restricts write access to prevent changes the EEPROM registers. Temporary changes to device configuration settings are still possible by writing to the indirect volatile and shadow memory. Note, any changes to the indirect volatile memory are reset after a device reset event. Read access of the EEPROM is still possible.
- Setting the EEPROM parameter MEM-LOCK (extended: 0x24 [21:18]) to a value of 0x3 (0011 binary) restricts write access to prevent changes to EEPROM, indirect volatile, and shadow memory. Once set the parameter settings in indirect memory are read only. Read access is still possible.
- Writes to the MEM-LOCK parameter with the above values are one time access only and are not erasable through subsequent write commands.

Write Transactions to Extended Memory: EEPROM, Shadow, and Volatile

Invoking an extended write access is a three-step process:

1. Write the target extended address to the primary register INDIRECT_WR_ADDRESS (primary: 0x1 [7:0]).
2. Write the desired data, for the target extended register, to the primary registers INDIRECT_WR_DATA_MSB (primary: 0x2 [15:0]) and INDIRECT_WR_DATA_LSB (primary: 0x3 [15:0]). The register INDIRECT_WR_DATA_LSB corresponds to the data bits [15:0] of the target extended memory address. The register INDIRECT_WR_DATA_MSB corresponds to the data bits [31:16] of the target extended memory address.
3. Execute the extended memory write by setting the extended memory execute write bit, EXW (primary: 0x4 [15]), to a value of 1.
    a. EEPROM writes require ≈ 6.5 ms to complete

When the bit EXW is set the 32 bits of data contained in INDIRECT_WR_DATA_LSB and INDIRECT_WR_DATA_LSB are written to the indirect memory address specified by INDIRECT_WR_ADDRESS. The status of the write may be interrogated by polling the primary register INDIRECT_WR_STATUS (primary: 0x4). The bit WIP (primary: 0x4 [8]), when set, indicates write transaction in progress. The bit WDN (primary: 0x4 [0]), when set, indicates write transaction done, or complete. The error status bit XEE (primary: 0x0F [14]), when set, indicates an error occurred when executing the write. For example, if a write is attempted without the proper access enabled the xee bits indicates an error.

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

Read Transaction from EEPROM and Other Extended Locations

Extended access is provided to additional memory space via the direct registers. This access includes the EEPROM and EEPROM shadow registers. All extended registers are up to 32 bits wide. Invoking an extended read access is a three-step process:

1. Write the extended address to be read into the INDIRECT_RD_ADDRESS (primary: 0x5) register (using SPI or Manchester direct access). INDIRECT_RD_ADDRESS is the 8-bit extended address that determines which extended memory address will be accessed.
2. Invoke the extended access by writing the EXR bit (primary: 0x6 [15] with a value of 1. The address specified in INDIRECT_RD_ADDRESS is then read, and the data is loaded into the INDIRECT_RD_DATA_MSB (primary: 0x7) and INDIRECT_RD_DATA_LSB (primary: 0x8) registers.
3. Read the INDIRECT_RD_DATA_MSB and INDIRECT_RD_DATA_LSB registers (using SPI or Manchester direct access) to get the full data contents of the extended read address. The register INDIRECT_RD_DATA_LSB corresponds to the data bits [15:0] of the target extended memory address. The register INDIRECT_RD_DATA_MSB corresponds to the data bits [31:16] of the target extended memory address.

EEPROM read accesses may take up to 2 µs to complete. The RDN (primary: 0x6 [0]) bit can be polled to determine if the read access is complete before reading the data. Shadow register reads complete in one system clock cycle after synchronization. Do not attempt to read the INDIRECT_RD_DATA_MSB and INDIRECT_RD_DATA_LSB) registers if the read access is in progress (RIP primary: 0x6 [8] = 1), as it could change during the serial access and the data will be inconsistent. It is also possible that an SPI CRC error will be detected if the data changes during the serial read via the SPI interface.

Shadow Memory Read and Write Transactions

Shadow memory Read and Write transactions are identical to those for EEPROM. Instead of addressing to the EEPROM extended address, one must address to the Shadow Extended addresses, which are located at an offset of 0x40 above the EEPROM. Refer to the EEPROM Table 11, Table 12, and Table 13 for all addresses.

EEPROM Margin Check

The A33023 contains a test mode, EEPROM Margining, to check the logic levels of the EEPROM bits. The EEPROM margining is accessible with customer access. The EEPROM margining is selectable to check all logic 1, logic 0, or both. The results of the test are reported back in extended memory registers 0x85, 0x83, and 0x82. Note that a fail of the margin test does not force the outputs to a diagnostic state or trigger a diagnostic error flag. The following is a step-by-step procedure to verify EEPROM programming:

1. Enable EEPROM access by sending the unlock code to primary address 0x1E.
2. Write a ‘1’ to the MARGIN_START field (volatile 0x85 [0])
   a. Once started the device will automatically check high/low thresholds for all EEPROM addresses.
3. Read MARGIN_STATUS (volatile 0x85 [4:3]).
   0 = No result from margin testing (margin testing not run).
   1 = Pass. Margin checking completed with no errors.
   2 = Failure detected during margin testing.
   3 = Running. Margin testing is still running.
4. If a margin failure is detected additional information can be retrieved.
   MARGIN_MIN_MAX_FAIL (volatile 0x85 [5]).
   0 = Margin low threshold failure.
   1 = Margin high threshold failure.
   EE_ADDR (volatile 0x82 [12:7]) contains the failing address.
5. EEPROM should not be considered valid unless margin testing passes. If the margin failure occurs on a previously modified address space, EEPROM can be rewritten and margin checking repeated in an attempt to clear the issue.

See section Extended Memory Table 12 addresses 0x82, 0x83, and 0x85 for more information on EEPROM margining. Time required to verify margin levels across all EEPROM is ≈100 µs.

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

PRIMARY SERIAL INTERFACE REGISTER REFERENCE

Table 11: Direct Serial Interface Registers Bits Map

Address (0x00)	Register Symbol	Access	Primary Addresse Byte (MSB)								Primary Addressed Byte (LSB)							
			15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0	NULL_REG	RO	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0x1	INDIRECT_WR_ADDRESS	RW	0	0	0	0	0	0	0	0	INDIRECT_WR_ADDR							
0x2	INDIRECT_WR_DATA_MSB	RW	INDIRECT_WR_DATA_3								INDIRECT_WR_DATA_2							
0x3	INDIRECT_WR_DATA_LSB	RW	INDIRECT_WR_DATA_1								INDIRECT_WR_DATA_0							
0x4	INDIRECT_WR_STATUS	WO/RO	EXW	0	0	0	0	0	0	WIP	0	0	0	0	0	0	0	WDN
0x5	INDIRECT_RD_ADDRESS	RW	0	0	0	0	0	0	0	0	INDIRECT_RD_ADDRESS							
0x6	INDIRECT_RD_STATUS	WO/RO	EXR	0	0	0	0	0	0	RIP	0	0	0	0	0	0	0	RDN
0x7	INDIRECT_RD_DATA_MSB	RO	INDIRECT_RD_DATA_3								INDIRECT_RD_DATA_2							
0x8	INDIRECT_RD_DATA_LSB	RO	INDIRECT_RD_DATA_1								INDIRECT_RD_DATA_0							
0x9	HP_A_REG	RO	HP_A															
0xA	HP_B_REG	RO	HP_B															
0xB	HP_C_REG	RO	HP_C															
0xC	STATUS_REG	RO/RC	0	0	0	0	0	0	ECC_SELF_TEST_FAILED_FLAG	0	POKS_SELF_TEST_FAILED_FLAG	MASK_ACTIVE	0	SLR	ABI	ACD	ROT_H	ANG_RDY
0xD	CTRL	RW	0	0	0	0	0	0	0	0	0	0	0	0	FULL_RST	SOFT_RST	R	R
0xE	MAIN_ANGLE	RO	ANGLE_OUT_MAIN															
0xF	ERROR	RO/RC	IER	XEE	BSY	SME	EUE	ESE	POR	OVCC	UVCC	MSH	MSL	SMM	OFE	SAT	TSE	VCF
0x10	TEMP12B_P	RO	0	0	0	0	TEMP_OUT_P											
0x11	TEMP12B_S	RO	0	0	0	0	TEMP_OUT_S											
0x12	FIELD_REG	RO	FIELD_MAG															
0x14	ANGLE_WITH_HYST	RO	ABI_UVW_ANGLE															
0x15	ANGLE_DIAG_AB	RO	ANGLE_OUT_AB															
0x16	ANGLE_DIAG_BC	RO	ANGLE_OUT_BC															
0x17	ANGLE_DIAG_CA	RO	ANGLE_OUT_CA															
0x18	ANGLE_DIAG_LATCH	RO	ANGLE_OUT_DIAG_LATCH															
0x1E	ACCESS	RO/WO	ACCESS_KEY		FREE_REG_LOCK_RD	FREE_REG_LOCK_WR	FACT	FACT	CUST_REF_LOCK_RD	CUST_REF_LOCK_WR	FACT	FACT	CUST_EE_LOCK_RD	CUST_EE_LOCK_WR	FACT	FACT	CUST_ACCESS	FACTORY_ACCESS
0x1F	LOOPBACK_REG	RW	LOOPBACK															

RO: Read only
WO: Write only
RW: Read and write
RC: Read and clear bit after reading

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

Address 0x00 (NOP) – Null Register

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Access	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO

Address 0x01 (INDIRECT_WR_ADDRESS) Extended Write Address

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	0	0	0	0	0	0	0	0	INDIRECT_WR_ADDR							
Access	RO	RO	RO	RO	RO	RO	RO	RO	RW	RW	RW	RW	RW	RW	RW	RW

INDIRECT_WR_ADDR [7:0]

Target address to be used for an extended memory write. Address ranges:

0x00 – 0x3F: EEPROM (requires ≈6.5 ms following execution of a write)

0x40 – 0x7F: Shadow (Volatile)

0x80 – 0xAA: Miscellaneous (Volatile)

Address 0x02 (INDIRECT_WR_DATA_MSB) Extended Write Data Bytes High

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	INDIRECT_WR_DATA_3								INDIRECT_WR_DATA_2							
Access	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

INDIRECT_WR_DATA_3 [15:8]

Upper fourth byte of data for an extended write operation, corresponds to bit [31:24] of the extended write address.

INDIRECT_WR_DATA_2 [7:0]

Third byte of data for an extended write operation, corresponds to bit [23:16] of the extended write address.

Address 0x03 (INDIRECT_WR_DATA_LSB) Extended Write Data Bytes Low

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	INDIRECT_WR_DATA_1								INDIRECT_WR_DATA_0							
Access	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

INDIRECT_WR_DATA_1 [15:8]

Second byte of data for an extended write operation, corresponds to bit [15:8] of the extended write address.

INDIRECT_WR_DATA_0 [7:0]

Lower first byte of data for an extended write operation, corresponds to bit [7:0] of the extended write address.

Address 0x04 (INDIRECT_WR_STATUS) Extended Write Control and Status

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EXW	0	0	0	0	0	0	WIP	0	0	0	0	0	0	0	WDN
Access	WO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO

EXW [15]

Initial extended write by writing 1. Sets WIP, clears WDN. Write-only, always reads back 0.

WIP [8]

Indicates write in progress when set to 1.

WDN [0]

Write operation complete when to a value of 1, clears when EXW is set to 1.

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

Address 0x05 (INDIRECT_RD_ADDRESS) Extended Read Address

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	0	0	0	0	0	0	0	0	INDIRECT_RD_ADDR							
Access	RO	RO	RO	RO	RO	RO	RO	RO	RW	RW	RW	RW	RW	RW	RW	RW

INDIRECT_RD_ADDR [7:0]
Address to be used for an extended read. Address ranges:

0x00 – 0x3F: EEPROM (requires ≈ 2µs)

0x40 – 0x7F: Shadow (Volatile)

0x80 – 0xAA: Miscellaneous (Volatile)

Address 0x06 (INDIRECT_RD_STATUS) Extended Read Control and Status

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EXR	0	0	0	0	0	0	RIP	0	0	0	0	0	0	0	RDN
Access	WO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO

EXR [15]
Initial extended read by writing 1. Sets RIP, clears RDN. Write-only, always reads back 0.

RIP [8]
Indicates read in progress when set to 1.

RDN [0]
Read operation complete when to a value of 1, clears when EXR is set to 1.

Address 0x07 (INDIRECT_RD_DATA_MSB) Extended Read Data Bytes High

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	INDIRECT_RD_DATA_3								INDIRECT_RD_DATA_2							
Access	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO

INDIRECT_RD_DATA_3 [15:8]
Upper fourth byte of data for an extended read operation, corresponds to bit [31:24] of the extended read address after execution of a read operation.

INDIRECT_RD_DATA_2 [7:0]
Third byte of data for an extended read operation, corresponds to bit [23:16] of the extended read address after execution of a read operation.

Address 0x08 (INDIRECT_RD_DATA_LSB) Extended Read Data Bytes Low

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	INDIRECT_RD_DATA_1								INDIRECT_RD_DATA_0							
Access	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO

Contains the lower 16 bits of data following an indirect read operation (such as an EEPROM read). Also stores previous contents of the error register (0x0F) following a read of that register.

INDIRECT_RD_DATA_1 [15:8]
Second byte of data for an extended read operation, corresponds to bit [15:8] of the extended read address after execution of a read operation.

INDIRECT_RD_DATA_0 [7:0]
Lower first byte of data for an extended read operation, corresponds to bit [7:0] of the extended read address after execution of a read operation.

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

Address 0x09 (HP_A_REG) Channel A Reading

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	HP_A															
Access	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO

HP_A [15:0]

Channel A CH_A = HP1-HP4 reading. Value is a 16-bit signed integer.

The full differential field (in gauss) seen by the channel can be calculated as:

Differential Field (G) = Channel_Reading/S

where S = 23 LSB/G for part numbers with suffix 300 and S = 15.5 for part numbers with suffix 600.

The returned gauss value is indicative only.

Address 0x0A (HP_B_REG) Channel B Reading

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	HP_B															
Access	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO

HP_B [15:0]

Channel B CH_B = HP2-HP5 reading. Value is a 16-bit signed integer.

The full differential field (in gauss) seen by the channel can be calculated as:

Differential Field (G) = Channel_Reading/S

where S = 23 LSB/G for part numbers with suffix 300 and S = 15.5 for part numbers with suffix 600.

The returned gauss value is indicative only.

Address 0x0B (HP_C_REG) Channel C Reading

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	HP_C															
Access	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO

HP_C [15:0]

Channel C CH_C = HP3-HP6 reading. Value is a 16-bit signed integer.

The full differential field (in gauss) seen by the channel can be calculated as:

Differential Field (G) = Channel_Reading/S

where S = 23 LSB/G for part numbers with suffix 300 and S = 15.5 for part numbers with suffix 600.

The returned gauss value is indicative only.

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

Address 0x0C (STATUS_REG) Device Status Flags

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	0	0	0	0	0	0	ECC_SELF_TEST_FAILED_FLAG	0	POKS_SELF_TEST_FAILED_FLAG	MASK_ACTIVE	0	SLR	ABI	ACD	ROT_H	ANG_RDY
Access	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RC	RC	RC	RC	RO	RO

ECC_SELF_TEST_FAILED_FLAG [9]
Indicates ECC (Error Corrector Code) self-test failed. ECC self-test checks the ECC mechanism of the EEPROM memory system.

POKS_SELF_TEST_FAILED_FLAG [7]
Indicates POK/IOKs (Power OK / Current OK) self-test failed.

MASK_ACTIVE [6]
Indicates that at least one fault masking bit is active.

SLR [4]
ABI slew rate warning. An ABI warning pulse is emitted every time the slew rate is used to track the angle.

ABI [3]
It reflects an ABI integrity error (only if ABI_SLEW_RATE = 0). An ABI error pulse is emitted every time the angle cannot be tracked.

ACD [2]
ABI count-up done. If no slew rate limit is provided (SLEW_RATE = 0), the count-up feature is disabled. The ABI output will increment, from 0, following power-up. To reduce the time needed for the counting-up process, the ABI will increment in either CW or CCW direction, whichever is shortest, towards the current angle position. For example, if the current angle position is 270 degrees, the ABI will increment in the CW direction (effectively counting down from 360 degrees) towards this value. When this process is done this flag is set. If EEPROM bit ABI_SR_DLY_EN is set, ABI count-up done will be disabled although SLEW_RATE limit is provided. Note that the count-up feature occurs at start-up or after a fault clear.

ROT_H [1]

Current rotation direction value. It reflects a magnet rotation direction calculated in main path: it will depend on the ROT_DIR_P (extended: 0x3E [0]) configuration bit (0 is counterclockwise).

ROT_H calculation is enabled according to the table below:

ABI_UVW_ENABLE	INTERPOLATOR_BYPASS	ROT_H calculation
0	0	No (default value is 0)
0	1	Yes
1	0	Yes
1	1	Yes

ANG_RDY [0]
Angle ready informational flag: this flag is set when the first angle calculated in the MAIN, AB, BC, and CA paths are ready.

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

Address 0x0D (CTRL) Control register

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	0	0	0	0	0	0	0	0	0	0	0	0	FULL_RST	SOFT_RST	R	R
Access	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RW	RW	RW	RW

FULL_RST [3]
Full Reset. Writing at value of one to this bit triggers a full reset of the device logic, including a full load of the EEPROM, reset of all the status and error registers, reset of the signal processing, reset of the outputs and communications protocols (with the exception of SPI), and a reset of the main controller. This includes all functions performed in a SOFT_RST. After the reset is complete the POR flag (primary: 0xF [9]) is asserted. A full reset will not reset the status of the access code (If the device has been unlocked, the unlock code is not required to be sent following a full reset).

SOFT_RST [2]
Soft Reset. Writing at value of one to this bit triggers a full reset of the device logic, reset of all the status and error registers, reset of the signal processing, and reset of the output and commnication protocols (with the exception of SPI). After the reset is complete the POR flag (primary: 0xF [9]) is asserted.

RESERVED [1:0]:
Bits reserved.

Address 0x0E (MAIN_ANGLE) Main Angle Output

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ANGLE_OUT_MAIN															
Access	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO

ANGLE_OUT_MAIN [15:0]
Register indicates the calculated angle from the three differential channels δ_{MAIN}. The parameter is a 16-bit unsigned integer with value of ANGLE_OUT_MAIN × $360/2^{16}$ in degrees. A read of this register latches the data in ANGLE_OUT_DIAG_LATCH (primary: 0x18 [15:0]).

Address 0x0F (ERROR) Device Error Flags

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	IER	XEE	BSY	SME	EUE	ESE	POR	OVCC	UVCC	MSH	MSL	SMM	OFE	SAT	TSE	VCF
Access	RC	RC	RC	RO	RC	RC	RC	RC	RC	RC	RC	RC	RC	RC	RC	RC

Error register, flags clear on read. All flags latch, meaning they remain high until cleared. Following a read, previous contents of the error register are stored in address 0x08 (INDIRECT_RD_DATA_LSB). This allows data to be retrieved if lost during transmission.

IER [15]
Interface error. Invalid SPI packet detected. Packet was discarded. Also indicates an error in the Manchester communication.

Value	Description
0	No interface error
1	Interface error

XEE [14]
Extended execute error. A command initiated by an extended write failed. Write failed due to access error (not unlocked) or EEPROM write failure.

Value	Description
0	No incoming extended error
1	Extended execute error

BSY [13]
Extended access overflow.

An extended write or extended read was initiated before previous operation is complete.

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

Value	Description
0	No extended access error
1	Extended access error

SME [12]

Shadow memory error. Indicates detection of a MISR (multiple input signature request) error in the shadow memory. This error requires a reset to clear.

Value	Description
0	No Shadow memory error
1	Shadow memory error

EUE [11]

EEPROM uncorrectable error. A multi-bit EEPROM read error occurred. EEPROM bit errors are only checked on EEPROM load (i.e., power-on or reset). This error requires a reset to clear and the condition no-longer persists.

Value	Description
0	No multi-bit EEPROM error
1	Multi-bit EEPROM error

ESE [10]

EEPROM soft error. A correctable (single-bit) EEPROM read occurred. EEPROM bit errors are only checked on EEPROM load (power-on or reset). Single-bit errors are detected and corrected in shadow memory by hamming ECC.

Value	Description
0	No single bit EEPROM error
1	EEPROM single bit error

POR [9]

Reset condition. Indicates a reset event has occurred or a EEPROM load has occurred.

Value	Description
0	No reset
1	Device has been reset. Volatile registers are re-initialized

OVCC [8]

VCC Overvoltage condition. Indicates an overvoltage condition on the supply pin VCC. Will continue to assert until fault condition is removed (and the register is cleared).

Value	Description
0	No VCC Overvoltage error
1	VCC Overvoltage error

UVCC [7]

VCC Undervoltage condition. Indicates an undervoltage condition on the supply pin VCC. Will continue to assert until fault condition is removed (and the register is cleared).

Value	Description
0	No VCC Undervoltage error
1	VCC Undervoltage error

MSH [6]

Magnetic signal high fault. Indicates the magnitude of the magnetic input signal sensed is above the high limit threshold. The high limit threshold is set via EEPROM parameter MSH_THR (extended: 0x24 [2:0]).

The MSH_THR is compared to FIELD_MAG (primary: 0x12 [15:0]).

Will continue to assert until the fault condition is removed (and the register is cleared).

Value	Description
0	No magnetic field high fault
1	Magnetic field above the high threshold, msh_thr

MSL [5]

Magnetic signal low fault. Indicates the magnitude of the magnetic input signal sensed is below the low limit threshold. The low limit threshold is set via EEPROM parameter MSL_THR (extended: 0x24 [5:3]).

The MSL_THR is compared to FIELD_MAG (primary: 0x12 [15:0]).

Will continue to assert until the fault condition is removed (and the register is cleared).

Value	Description
0	No magnetic field low fault
1	Magnetic field below the low threshold msl_thr

SMM [4]

Signal mismatch error. Indicates a mismatch between ANGLE_OUT_MAIN δ_{MAIN} and any of the diagnostic angles (ANGLE_OUT_AB δ_{AB} or ANGLE_OUT_BC δ_{BC} or ANGLE_OUT_CA δ_{CA}). The angle mismatch threshold is set via EEPROM parameter ANGLE_MISMATCH (extended 0x24 [7:6]).

An error detected by this monitor will continue to assert until the fault condition is removed (and the register is cleared).

SMM also reports a BIST error. An error detected by this monitor requires a reset to clear.

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

Value	Description
0	No angle mismatch or error register BIST failure detected
1	Angle mismatch or error register BIST failure detected

OFE [3]

Oscillator frequency error. One of the oscillator watchdog circuits, monitoring the high frequency and low frequency oscillators has detected a fault. Will continue to assert until the fault condition is removed (and the register is cleared).

Value	Description
0	No oscillator error
1	Oscillator watchdog error

SAT [2]

Channel saturation flag. Indicates internal signal have saturated, including the inputs of the ADCs, prior to the angle calculation. May indicate the magnetic input is outside of the specified range. Will continue to assert until the fault condition is removed (and the register is cleared).

Value	Description
0	No saturation detected in the signal path
1	Saturation conditions detected within the channel signal path

TSE [1]

Temperature sensor error. The primary or secondary temperature sensor calculated output is below –60°C or above 170°C. Also reports when the calculated temperature output of the primary and secondary temperature sensors differs by more than 20°C. Will continue to assert until the fault condition is removed (and the register is cleared).

Value	Description
0	Primary and secondary temperature sensors within range
1	Primary or secondary temperature sensor calculated output below –60°C or above 170°C or the primary temperature sensor calculated output differs more than 20°C when compared to the secondary temperature sensor calculated output.

Address 0x10 (TEMP12B_P) Primary Channel Temperature Sensor Reading

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	0	0	0	0	TEMP_OUT_P											
Access	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

TEMP_OUT_P [11:0]

Current ambient temperature from the primary channel internal temperature sensor. Value is a 12-bit signed integer, where: temperature [°C] ≈ (TEMP_OUT_P / 8) + 25.

Address 0x11(TEMP12B_S) Secondary Channel Temperature Sensor Reading

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	0	0	0	0	TEMP_OUT_S											
Access	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

TEMP_OUT_S [11:0]

Current ambient temperature from the secondary channel internal temperature sensor. Value is a 12-bit signed integer, where: temperature [°C] ≈ (TEMP_OUT_P / 8) + 25.

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

Address 0x12 (FIELD_REG) FIELD_MAG

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	FIELD_MAG															
Access	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO

FIELD_MAG [15:0]
Indicates the amplitude of the input magnetic flux density B_{IN}. Value is a 16-bit unsigned integer.

The LSB read value is converted to gauss with $B_{IN}(G)$= FIELD_MAG(LSB / (S × 1.304 × 3), with S = 23 LSB/G for part variant 300 and S = 15.5 LSB/G for part variant 600. The returned gauss value is indicative only.

Address 0x14 (ANGLE_WITH_HYST) Hysteresis Angle Value (16 bits)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ABI_UVW_ANGLE															
Access	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO

ABI_UVW_ANGLE [15:0]
Angle output from main channel, after hysteresis processing. The hysteresis configuration is set using the parameter ANGLE_HYST (extended: 0x25 [22:20]).

The parameter is a 16-bit unsigned integer with value of ABI_UVW_ANGLE × 360 / 2^{16} in degrees.

Address 0x15 (ANGLE_DIAG_AB) Diagnostic AB Channel Angle Value (16 bits)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ANGLE_OUT_AB															
Access	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO

ANGLE_OUT_AB [15:0]
Angle output from channel AB δ_{AB}.

The parameter is a 16-bit unsigned integer with value of ANGLE_OUT_AB × 360 / 2^{16} in degrees.

Address 0x16 (ANGLE_DIAG_BC) Diagnostic BC Channel Angle Value (16 bits)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ANGLE_OUT_BC															
Access	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO

ANGLE_OUT_BC [15:0]
Angle output from channel BC δ_{BC}.

The parameter is a 16-bit unsigned integer with value of ANGLE_OUT_BC × 360 / 2^{16} in degrees.

Address 0x17 (ANGLE_DIAG_CA) Diagnostic CA Channel Angle Value (16 bits)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ANGLE_OUT_CA															
Access	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO

ANGLE_OUT_CA [15:0]
Angle output from channel CA δ_{CA}.

The parameter is a 16-bit unsigned integer with value of ANGLE_OUT_CA × 360 / 2^{16} in degrees.

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

Address 0x18 (ANGLE_DIAG_LATCH) Latched Main Angle (16 bits)

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	ANGLE_OUT_DIAG_LATCH															
Access	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO

ANGLE_OUT_DIAG_LATCH [15:0]

Latched angle output from the selected redundant channel (AB, BC, or CA).

Selectable channel with DIAG_CHANNEL_SEL (Extended 0x3F [19:18]).

The parameter is a 16-bit unsigned integer with value of ANGLE_OUT_DIAG_LATCH × 360 / 2^{16} in degrees.

Address 0x1E (ACCESS) Access Register

Writing to register 0x1E is special command to enable access to the extended memory space, EEPROM and Volatile. See section Enabling EEPROM Access for more information.

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	Reserved														CUSTOMER_ ACCESS	FACTORY_ ACCESS
Access	WO	WO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO

CUSTOMER_ACCESS [1]

Bit indicates access to customer registers within the extended memory space. A logic value of one indicates access to the customer registers within the extended memory space is enabled.

FACTORY_ACCESS [0]

Bit indicates access to factory registers within the extended memory space. A logic value of one indicates access to the factory registers within the extended memory space is enabled.

Address 0x1F (LOOPBACK_REG) Loopback Register

Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	LOOPBACK															
Access	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

VCF [0]

Voltage check fault. Indicates a failure of an internal reference voltage. Will continue to assert until the fault condition is removed (and the register is cleared).

LOOPBACK [15:0]

Customer loopback register. The registers allow the external controller to perform a loopback test of the SPI communication between the controller and the peripheral A33023.

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

EXTENDED MEMORY TABLE:

EEPROM (NONVOLATILE), SHADOW (VOLATILE), AND MISCELLANEOUS (VOLATILE)

The EEPROM/Shadow register bitmap is shown below. All EEPROM and shadow contents can be read by the user, without unlocking. Writing requires a device unlock. The shadow memory is a copy of the EEPROM in the address range 0x40 to 0x7F.

Table 12: EEPROM/Shadow Memory Map

EEPROM Address	Shadow Address	Bits																											
		31:26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x00	N/A	ECC	factory reserved										FACTORY_DIE_ID										factory reserved					
0x01	N/A	ECC	factory reserved										FACTORY_LOT										FACTORY_WAFER					
0x02	N/A	ECC	CAS_ID																factory rerserved									
0x03	N/A	ECC	CUSTOMER_ID																									
0x04 to 0x23	N/A	factory reserved																										
0x24	0x64	ECC					MEM_LOCK					BLOCK_VOLATILE_OUTPUT	MAKE_ERRORS_HIGH_Z	MASK_4	MASK_3	MASK_2	MASK_1	MASK_0	Reserved	Reserved	ANGLE_MISMATCH		MSL_THR		MSH_THR			
0x25	0x65	ECC			INTERPOLATOR_BYPASS	ANGLE_HYST			ABI_ERR_RPT_MODE		ABI_SR_DLY_EN	ABI_COUNT_UP_RPT_EN	ABI_UVW_ENABLE	INTERPOLATOR_RATE	ABI_INDEX_MODE		ABI_SLEW_RATE						ABI_UVW_RESOLUTION			ABI_UVW_INVERT_OUT_EN	ABI_0_UVW_1	
0x26	0x66	ECC			AB_LINEARIZATION_2								AB_LINEARIZATION_1										AB_LINEARIZATION_0					
0x27	0x67	ECC			AB_LINEARIZATION_5								AB_LINEARIZATION_4										AB_LINEARIZATION_3					
0x28	0x68	ECC			AB_LINEARIZATION_8								AB_LINEARIZATION_7										AB_LINEARIZATION_6					
0x29	0x69	ECC			AB_LINEARIZATION_11								AB_LINEARIZATION_10										AB_LINEARIZATION_9					
0x2A	0x6A	ECC			AB_LINEARIZATION_14								AB_LINEARIZATION_13										AB_LINEARIZATION_12					
0x2B	0x6B	ECC						AB_LIN_EN	CUST_ANGLE_OFFSET														AB_LINEARIZATION_15					
0x2C	0x6C	ECC			BC_LINEARIZATION_2								BC_LINEARIZATION_1										BC_LINEARIZATION_0					
0x2D	0x6D	ECC			BC_LINEARIZATION_5								BC_LINEARIZATION_4										BC_LINEARIZATION_3					
0x2E	0x6E	ECC			BC_LINEARIZATION_8								BC_LINEARIZATION_7										BC_LINEARIZATION_6					
0x2F	0x6F	ECC			BC_LINEARIZATION_11								BC_LINEARIZATION_10										BC_LINEARIZATION_9					
0x30	0x70	ECC			BC_LINEARIZATION_14								BC_LINEARIZATION_13										BC_LINEARIZATION_12					
0x31	0x71	ECC																	BC_LIN_EN				BC_LINEARIZATION_15					
0x32	0x72	ECC			CA_LINEARIZATION_2								CA_LINEARIZATION_1										CA_LINEARIZATION_0					
0x33	0x73	ECC			CA_LINEARIZATION_5								CA_LINEARIZATION_4										CA_LINEARIZATION_3					
0x34	0x74	ECC			CA_LINEARIZATION_8								CA_LINEARIZATION_7										CA_LINEARIZATION_6					
0x35	0x75	ECC			CA_LINEARIZATION_11								CA_LINEARIZATION_10										CA_LINEARIZATION_9					
0x36	0x76	ECC			CA_LINEARIZATION_14								CA_LINEARIZATION_13										CA_LINEARIZATION_12					

Continued on next page...

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

Table 12: EEPROM/Shadow Memory Map (continued)

EEPROM Address	Shadow Address	Bits																										
		31:26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x37	0x77	ECC																		CA_LIN_EN	CA_LINEARIZATION_15							
0x38	0x78	ECC			MAIN_LINEARIZATION_2								MAIN_LINEARIZATION_1								MAIN_LINEARIZATION_0							
0x39	0x79	ECC			MAIN_LINEARIZATION_5								MAIN_LINEARIZATION_4								MAIN_LINEARIZATION_3							
0x3A	0x7A	ECC			MAIN_LINEARIZATION_8								MAIN_LINEARIZATION_7								MAIN_LINEARIZATION_6							
0x3B	0x7B	ECC			MAIN_LINEARIZATION_11								MAIN_LINEARIZATION_10								MAIN_LINEARIZATION_9							
0x3C	0x7C	ECC			MAIN_LINEARIZATION_14								MAIN_LINEARIZATION_13								MAIN_LINEARIZATION_12							
0x3D	0x7D	ECC																		MAIN_LIN_EN	MAIN_LINEARIZATION_15							
0x3E	0x7E	ECC																				TC_HYST_DIS_P	IIR_BW_SEL		SPARE_CUST			ROT_DIR_P
0x3F	0x7F	ECC							DIAG_CHANNEL_SEL		PWM_ENABLE		PWM_SLW_SEL		PWM_PORCH_SEL			PWM_PERIOD			TC_HYST_DIS_S						ROT_DIR_S

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

EEPROM

Address 0x0

Bit	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	factory reserved				FACTORY_DIE_ID																factory reserved					
Access	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO

FACTORY_ID [21:6]:
Identification number. When used in combination with FACTORY_LOT and FACTORY_WAFER create a unique identification for device traceability. The register access is customer read only.

Address 0x1

Bit	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	factory reserved				FACTORY_LOT																FACTORY_WAFER					
Access	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO

FACTORY_LOT [21:6]:
Identification number. When used in combination with FACTORY_ID and FACTORY_WAFER create a unique identification for device traceability. The register access is customer read only.

FACTORY_WAFER [5:0]:
Identification number. When used in combination with FACTORY_ID and FACTORY_LOT create a unique identification for device traceability. The register access is customer read only.

Address 0x2

Bit	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CAS_ID																factory reserved									
Access	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO

CAS_ID [25:10]:
Type identification number. May contain an identification number to distinguish a specific device configuration. The register access is customer read only.

Address 0x3

Bit	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	CUSTOMER_ID																									
Access	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

CUSTOMER_ID [25:0]:
Customer identification number. The register space is open for customer write access. The contents of the register have no effect on the device operating modes. A common use for the register is to store a unique identification number written by the customer. The register access is customer read and write.

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

Address 0x24

Bit	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	UNUSED				MEM_LOCK				R	BVO	MEH	M4	M3	M2	M1	M0	R	R	AMM		MSL			MSH		
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	0	0	1
Access	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

MEM_LOCK [21:18]

Extended memory access lock, EEPROM, Shadow, and Miscellaneous Volatile memory lock. Setting this parameter is permanent and may not be undone.

Value	Description
1100	Writing to EEPROM is locked
0011	Writing to EEPROM and Shadow memory is locked

Reserved [17][9][8]

Reserved bits. No function.

BLOCK_VOLATILE_OUTPUT [16]

Prevents bits within the volatile memory space, 0x80 through 0xAA, that may impact the output from operating.

Value	Description
0	Volatile bits allowed to function normally
1	Prevents operation of volatile bits, 0x80 through 0xAA, that may impact the output

MAKE_ERRORS_HIGH_Z [15]

Option for the PWM to stay in a high-impedance state when an errors flag is set. See “Error Reporting Through PWM” for additional details.

Value	Description
0	PWM outputs at ½ frequency and a fixed duty cycle in response to an error flag
1	PWM output goes to a high impedance state in response to an error flag.

MASK_4 [14]

Bit to mask error flags reporting on the PWM, ABI and S0/S1 SPI bits. Setting this bit to a logic value of 1 masks the ABI (Primary: 0xC [3]) or SLR (Primary: 0xC [4]) error flags.

MASK_3 [13]

Bit to mask error flags reporting on the PWM, ABI and S0/S1 SPI bits. Setting this bit to a logic value of 1 masks the SMM (Primary: 0xF [4]) error flag.

MASK_2 [12]

Bit to mask error flags reporting on the PWM, ABI and S0/S1 SPI bits. Setting this bit to a logic value of 1 masks the SAT (Primary: 0xF [2]) error flag.

MASK_1 [11]

Bit to mask error flags reporting on the PWM, ABI and S0/S1 SPI bits. Setting this bit to a logic value of 1 masks the TSE (Primary: 0xF [1]) error flag.

MASK_0 [10]

Bit to mask error flags reporting on the PWM, ABI and S0/S1 SPI bits. Setting this bit to a logic value of 1 masks the VCF (Primary: 0xF [0]), UVCC (Primary: 0xF [7]), OVCC (Primary: 0xF [8]), and OFE (Primary: 0xF [3]) error flags.

ANGLE_MISMATCH [7:6]

Angle mismatch. Sets the threshold for the allowable mismatch between the main and redundant angle outputs. If the main and redundant angle outputs differ more than the threshold the SMM flag is set.

Value	Description: Signal path mismatch threshold in degrees
0	3
1 (default)	5
2	8
3	12

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

MSL_THR [5:3]:
Magnetic threshold low value. Sets the low threshold of the input magnetic flux density, B_{IN}. If field_mag is below the threshold, the MSL flag will be set. When MSL_THR is set to 0, the low threshold comparison is disabled.

Note: The field_mag value is converted to gauss using:

$$B_{IN}(G) = (FIELD_MAG_{LSB})/(S \times 3.912),$$

where:

S = 23 for part numbers with suffix 300, and S = 15.5 for part numbers with suffix 600.

Example:

To set the low field threshold to 100 G, first find the corresponding value in codes by rearranging the equation shown above.

For part numbers with suffix 300, 100 G corresponds to a FIELD_MAG of 8,998 codes. The threshold setting closest to this value is Code 1.

Value	Threshold Value in Digital Codes	Approx. Field in G (Part Numbers with Suffix 300)	Approx. Field in G (Part Numbers with Suffix 600)
0	0	Disabled	Disabled
1 (default)	9,830	109	162
2	13,107	146	216
3	19,661	219	324
4	22,938	255	378
5	26,214	291	432
6	29,491	328	486
7	32,768	364	540

MSH_THR [2:0]:
Magnetic threshold high value. Sets the high threshold of the input magnetic flux density, B_{IN}. If field_mag is above the threshold, the MSH flag will be set. When logic = 0, high-threshold comparison is disabled.

Note: The field_mag value is converted to Gauss using:

$$B_{IN}(G) = (FIELD_MAG_{LSB})/(S \times 3.912),$$

where:

S = 23 for part numbers with suffix 300, and S = 15.5 for part numbers with suffix 600.

Example:

To set the high field threshold to 400 G, first find the corresponding value in codes by rearranging the equation shown above.

For part numbers with suffix 300, 400 G corresponds to a field_mag of 35,990 codes. The threshold setting closest to this is logic = 4.

Logic Value	Threshold Value in Digital Codes	Approx. Field in G (part numbers with suffix 300)	Approx. Field in G (part numbers with suffix 600)
0	65,535	Disabled	Disabled
1 (default)	52,429	583	865
2	45,875	510	757
3	39,322	437	648
4	36,045	401	594
5	32,768	364	540
6	29,491	328	486
7	26,214	291	432

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

Address 0x25

Bit	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	UNUSED		IN_B	ANG_HYST			ABI_ER		SL_D	CU_R	ABI	INTR	ABI_IN		ABI_SLEW_RATE						ABI_UVW_RES				AB_I	A_U
Default	0	0	0	0	0	0	1	0	0	0	0	1	0	0	0	0	0	0	1	1	0	1	0	1	0	0
Access	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

INTERPOLATOR_BYPASS [23]:
Interpolator bypass. See INTERPOLATOR_RATE for more information.

ANGLE_HYST [22:20]:
Angle ABI hysteresis. Angle Hysteresis threshold applied to the angle for ABI calculation. Value is 16-bit resolution. Provides ≈0.01 to 1.41° of hysteresis.

$$\text{hysteresis} = 360 \times 2^{(-16)} \times 2^{(\text{ANGLE_HYST}+1)}$$

Value	Description
0	0.01° of hysteresis
1	0.02° of hysteresis
2	0.04° of hysteresis
3	0.09° of hysteresis
4	0.18° of hysteresis
5	0.35° of hysteresis
6	0.70° of hysteresis
7	1.41° of hysteresis

ABI_ERR_RPT_MODE [19:18]:
ABI error flag report mode.

ABI fault report strongly depends on PWM report logic.

Errors are reported through ABI in two different ways: in-phase error reporting or high-Z. ABI_ERR_RPT_MODE controls which of these two methods is used.

With in-phase reporting, when an error occurs, the A and B outputs are in-phase with PWM (A and B pins mirror the PWM signal). The I pin is set to high impedance. See MAKE_ERRORS_HIGH_Z (EEPROM 0x3 bit 15) for PWM error reporting configurations. In-phase error reporting is not recommended if PWM is disabled.

With high-Z report method, A, B, and I are set to high impedance if an error occurs.

Value	Description
0	ABI high-z report mode
1	ABI in-phase report mode
2 (default)	ABI Error reporting disabled
3	Same as 1

ABI_SR_DLY_EN [17]:
ABI Slew Rate Delay Enable.

Disables the ABI count-up following power-on. If set, ABI pins will jump to the magnetic angle following initial power-on sequence. The ABI integrity error will not assert during this transition.

Disabling of count-up only applies if error reporting is enabled. If ABI error reporting is disabled (ABI_ERR_RPT_MODE = 2) ABI count-up will still occur following power-on or reset.

Value	Description
0	ABI count-up occurs following power-on or reset (if ABI_SLEW_RATE is non-zero)
1	ABI count-up will not occur following power-on or reset, if ABI error reporting is enabled

ABI_COUNT_UP_RPT_EN [16]:
ABI count up feature report enable. When set to a logic value of one, the PWM outputs a special frame to signal when the count up feature is complete. When set to a logic value of zero, the ACD error flag is disabled.

Note: the count up feature is disable when ABI_SLEW_RATE (extended: 0x25 [11:6]) is set to a value of zero.

Note: ABI conducts the count-up procedure when returning from an error state, unless ABI diagnostics are disabled (ABI_ERR_RPT_MODE = 2).

ABI_UVW_ENABLE [15]:
ABI or UVW output enable. Setting this bit to a logic value of one enables the ABI or UVW outputs.

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

INTERPOLATOR_RATE [14]:

Applies a 2nd order interpolator to the output angle to obtain an upsampled angle signal with a configurable update rate.

The interpolator only applies if the INTERPOLATOR_BYPASS is set to a logic 0.

INTERPOLATOR_ RATE Value	INTERPOLATOR_ BYPASS Value	ABI angle output rate (µs)
X	1	2
1	0	0.5
0	0	0.25

ABI_INDEX_MODE [13:12]

Defines the width and placement of the I pulse in ABI.

Value	Description
0	I pulse is set only at 0° to +R
1	I pulse is set only at -R to +R
2	I pulse is set only at -R to +2R
3	I pulse is set only at -2R to +2R

R indicates the ABI quadrature resolution



ABI_SLEW_RATE [11:6]

ABI slew time rate. 0 disables slew limiting.

Minimum edged-to-edge time for ABI output is defined by:

$$(N+1) \times 125 \text{ ns}$$

where N is the value of ABI_SLEW_RATE.

This limits the maximum ABI velocity. Reducing the ABI resolution can be used to counteract this. Setting to a non-zero value enables the ABI count-up feature.

Value	Description
0	Slew limiting disable
1	250 ns of slew control
…	…
63	8 µs of slew control

ABI_UVW_RESOLUTION [5:2]

Defines resolution of ABI/UVW outputs.

In ABI mode, cycle resolution = $2^{(14-n)}$ where n is the ABI_UVW_RESOLUTION value.

In UVW mode, the number of pole pairs is n + 1. See Table 4 for a more expansive list of options.

Value	Cycles per revolution (A or B)	UVW pole pairs
0	2^{14c} = 16384	1
1	2^{13} = 8192	2
2	2^{12} = 4096	3
3	2^{11} = 2048	4
…	…	…
14	2^{0} = 1	15
15	N/A	16

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

ABI_UVW_INVERT_OUT_EN [1]

Invert ABI/UVW signals.

<table>
<tr><th>Value</th><th>Description</th></tr>
<tr><td>0</td><td>ABI/UVW signals behave as shown below for an increasing angle value. Q1 through Q4 represent changes in angle at ABI resolution.
<table>
<tr><th>State Name</th><th>A</th><th>B</th></tr>
<tr><td>Q1</td><td>0</td><td>0</td></tr>
<tr><td>Q2</td><td>0</td><td>1</td></tr>
<tr><td>Q3</td><td>1</td><td>1</td></tr>
<tr><td>Q4</td><td>1</td><td>0</td></tr>
</table></td></tr>
<tr><td>1</td><td>ABI/UVW signals are inverted and behave as shown below for an increasing angle value. Q1 through Q4 represent changes in angle at ABI resolution.
<table>
<tr><th>State Name</th><th>A</th><th>B</th></tr>
<tr><td>Q1</td><td>1</td><td>1</td></tr>
<tr><td>Q2</td><td>1</td><td>0</td></tr>
<tr><td>Q3</td><td>0</td><td>0</td></tr>
<tr><td>Q4</td><td>0</td><td>1</td></tr>
</table></td></tr>
</table>

ABI_0_UVW_1 [0]

Defines behavior of the ABI/UVW pins.

Value	Description
0	ABI output mode is selected
1	UVW output mode is selected

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

Address 0x26 through 0x2A

The AB channel linearization fields. Each address space contains three linearization fields, each 8 bits in size. A total of 16 linearization fields are provided for the AB angle channel.

Bit	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	–	–	AB_LINEARIZATION_N (2, 5, 8, 11, 14)								AB_LINEARIZATION_N (1, 4, 7, 10, 13)								AB_LINEARIZATION_N (0, 3, 6, 9, 12)							
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Access	–	–	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

AB_LINEARIZATION_N:

Linearization field for angle channel AB. 8-bit signed value with 12-bit angle resolution (≈ 0.088° step size). Compensation value applied to the (N × 22.5)° angle position.

Example:

The AB_LINEARIZATION_12 field applies correction to the measured value of (12 × 22.5°) = 270°.

Value (Binary)	Description
0000 0000	0° compensation at the (N × 22.5)° position.
0000 0001	≈ 0.088° is added to the reading at the (N × 22.5)° position.
…	…
0111 1111	≈ 11.16° is added to the reading at the (N × 22.5)° position.
1000 0000	–11.25° is added to the reading at the (N × 22.5)° position.
…	…
1111 1111	≈ –0.088° is added to the reading at the (N × 22.5)° position.

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

Address 0x2B

Additional AB channel linearization fields and customer angle offset field.

Bit	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	–	–	–	–	–	AB_L	CUST_ANGLE_OFFSET												AB_LINEARIZATION_15							
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Access	–	–	–	–	–	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

AB_LIN_ENABLE [20]:

AB channel linearization enable. Enables segmented linearization on AB angle channel.

Value	Description
0	No linearization is applied to the AB angle.
1	Linearization is applied to the AB channel.

AB_LINEARIZATION_15 [7:0]:

Linearization field for angle channel AB. 8-bit signed value with 12-bit angle resolution (≈ 0.088° step size). Compensation value applied to the 337° angle position.

Value (Binary)	Description
0000 0000	0° compensation at the 337° position.
0000 0001	≈ 0.088° is added to the reading at the 337° position.
…	…
0111 1111	≈ 11.16° is added to the reading at the 337° position.
1000 0000	–11.25° is added to the reading at the 337° position.
…	…
1111 1111	≈ –0.088° is added to the reading at the 337° position.

CUST_ANGLE_OFFSET [19:8]:

Angle offset (zero position) adjustment. Offsets the reported angle value to relocate the 0° reference point. Applied *before* linearization to *all channels* (AB, BC, CA, and main). This value is added to the computed angle. 12-bit field with 12-bit resolution (≈ 0.088°).

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

Address 0x2C through 0x30

BC channel linearization fields. Each address space contains three linearization fields, each 8 bits in size. A total of 16 linearization fields are provided for the BC angle channel.

Bit	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	–	–	BC_LINEARIZATION_N (2, 5, 8, 11, 14)								BC_LINEARIZATION_N (1, 4, 7, 10, 13)								BC_LINEARIZATION_N (0, 3, 6, 9, 12)							
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Access	–	–	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

BC_LINEARIZATION_N:

Linearization field for angle channel BC. 8-bit signed value with 12-bit angle resolution (≈ 0.088° step size). Compensation value applied to the (N × 22.5)° angle position.

Example:

The BC_LINEARIZATION_12 field applies correction to the measured value of (12 × 22.5°) = 270°.

Value (Binary)	Description
0000 0000	0° compensation at the (N × 22.5)° position.
0000 0001	≈ 0.088° is added to the reading at the (N × 22.5)° position.
…	…
0111 1111	≈ 11.16° is added to the reading at the (N × 22.5)° position.
1000 0000	–11.25° is added to the reading at the (N × 22.5)° position.
…	…
1111 1111	≈ –0.088° is added to the reading at the (N × 22.5)° position.

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

Address 0x31

Final BC channel linearization field. BC channel linearization enable.

Bit	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	UNUSED																	BC_L	BC_LINEARIZATION_15							
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Access	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

BC_LIN_ENABLE [8]:

BC channel linearization enable. Enables segmented linearization on BC angle channel.

Value	Description
0	No linearization is applied to the BC angle.
1	Linearization is applied to the BC channel.

BC_LINEARIZATION_15 [7:0]:

Linearization field for angle channel BC. 8-bit signed value with 12-bit angle resolution (≈ 0.088° step size). Compensation value applied to the 337° angle position.

Value (Binary)	Description
0000 0000	0° compensation at the 337° position.
0000 0001	≈ 0.088° is added to the reading at the 337° position.
…	…
0111 1111	≈ 11.16° is added to the reading at the 337° position.
1000 0000	–11.25° is added to the reading at the 337° position.
…	…
1111 1111	≈ –0.088° is added to the reading at the 337° position.

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

Address 0x32 through 0x36

CA channel linearization fields. Each address space contains 3 linearization fields, each 8 bits in size. A total of 16 linearization fields are provided for the CA angle channel.

Bit	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	UNUSED		CA_LINEARIZATION_N (2, 5, 8, 11, 14)								CA_LINEARIZATION_N (1, 4, 7, 10, 13)								CA_LINEARIZATION_N (0, 3, 6, 9, 12)							
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Access	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

CA_LINEARIZATION_N:

Linearization field for angle channel CA. 8-bit signed value with 12-bit angle resolution (≈ 0.088° step size). Compensation value applied to the (N × 22.5)° angle position. Example: the CA_LINEARIZATION_12 field applies correction to the measured value of (12 × 22.5°) = 270°.

Value (Binary)	Description
0000 0000	0° compensation at the (N × 22.5)° position.
0000 0001	≈ 0.088° is added to the reading at the (N × 22.5)° position.
…	…
0111 1111	≈ 11.16° is added to the reading at the (N × 22.5)° position.
1000 0000	–11.25° is added to the reading at the (N × 22.5)° position.
…	…
1111 1111	≈ –0.088° is added to the reading at the (N × 22.5)° position.

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

Address 0x37

CA channel linearization enable, and final CA channel linearization coefficient field.

Bit	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	UNUSED																	CA_L	CA_LINEARIZATION_15							
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Access	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

CA_LIN_ENABLE [8]:

CA channel linearization enable. Enables segmented linearization on CA angle channel.

Value	Description
0	No linearization is applied to the CA angle.
1	Linearization is applied to the CA channel.

Value is determined by design. Not measured at final test.

CA_LINEARIZATION_15 [7:0]:

Linearization field for angle channel CA. 8-bit signed value with 12-bit angle resolution (≈ 0.088° step size). Compensation value applied to the 337° angle position.

Value (Binary)	Description
0000 0000	0° compensation at the 337° position.
0000 0001	≈ 0.088° is added to the reading at the 337° position.
…	…
0111 1111	≈ 11.16° is added to the reading at the 337° position.
1000 0000	–11.25° is added to the reading at the 337° position.
…	…
1111 1111	≈ –0.088° is added to the reading at the 337° position.

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

Address 0x38 through 0x3C

Main channel linearization fields. Each address space contains three linearization fields, each 8 bits in size. A total of 16 linearization fields are provided for the main angle channel.

Bit	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	UNUSED		MAIN_LINEARIZATION_N (2, 5, 8, 11, 14)								MAIN_LINEARIZATION_N (1, 4, 7, 10, 13)								MAIN_LINEARIZATION_N (0, 3, 6, 9, 12)							
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Access	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

MAIN_LINEARIZATION_N:

Linearization field for the main angle channel. 8-bit signed value with 12-bit angle resolution (≈ 0.088° step size). Compensation value applied to the (N × 22.5)° angle position.

Example:

The MAIN_LINEARIZATION_12 field applies correction to the measured value of (12 × 22.5°) = 270°.

Value (Binary)	Description
0000 0000	0° compensation at the (N × 22.5)° position.
0000 0001	≈ 0.088° is added to the reading at the (N × 22.5)° position.
…	…
0111 1111	≈ 11.16° is added to the reading at the (N × 22.5)° position.
1000 0000	–11.25° is added to the reading at the (N × 22.5)° position.
…	…
1111 1111	≈ –0.088° is added to the reading at the (N × 22.5)° position.

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

Address 0x3D

Final linearization field for the main angle channel. Main channel linearization enable.

Bit	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	UNUSED																	M_L	MAIN_LINEARIZATION_15							
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Access	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

MAIN_LIN_ENABLE [8]:

Main channel linearization enable. Enables segmented linearization on the main angle channel.

Value	Description
0	No linearization is applied to the main angle.
1	Linearization is applied to the main channel.

BC_LINEARIZATION_15 [7:0]:

Linearization field for the main angle channel. 8-bit signed value with 12-bit angle resolution (≈ 0.088° step size). Compensation value applied to the 337° angle position.

Value (Binary)	Description
0000 0000	0° compensation at the 337° position.
0000 0001	≈ 0.088° is added to the reading at the 337° position.
…	…
0111 1111	≈ 11.16° is added to the reading at the 337° position.
1000 0000	–11.25° is added to the reading at the 337° position.
…	…
1111 1111	≈ –0.088° is added to the reading at the 337° position.

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

Address 0x3E

Bit	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	UNUSED																			R	IIR_BW		SPARE		R	RO_P
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0
Access	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

RESERVED [5][1]
Reserved bits. No Function.

IIR_BW_SEL [5:4]
Differential channel filter bandwidth. Primary effect is on response time.

Value	Bandwidth (kHz)	Typical Response Time (µs)
0	6.25	45
1	12.5	25
2	25	20
3	50	15

SPARE_CUST [3:2]
Spare customer bits. Spare EEPROM bits for miscellaneous customer purpose. The value of these bits have no effect on the outputs.

ROT_DIR_P [0]
Primary channel rotation direction. Must be set to the same value as ROT_DIR_S (extended: 0x3F [0]). Within the digital signal path, this occurs after the CUST_ANGLE_OFFSET adjustment and before linearization.

Value	Description
0	Increasing angle rotation direction is counterclockwise, when orientated as shown in Figure 3.
1	Increasing angle rotation direction is clockwise, when orientated as shown in Figure 3.

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

Address 0x3F

Bit	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	UNUSED						DIAG_CH		PWM	PWM_SLR			PWM_PORCH			PWM_PERIOD				RESERVED						RO_S
Default	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Access	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

DIAG_CHANNEL_SEL [19:18]

Diagnostic channel selector. Defines the redundant channel angle output latched in ANGLE_OUT_DIAG_LATCH (primary: 0x18 [15:0]).

Value	Description: Selected redundant channel
0	AB
1	AB
2	BC
3	CA

PWM_ENABLE [17]

PWM output enable. Setting this bit to a logic value of one enables the PWM output.

PWM_SLW_SEL [16:14]

PWM fall time control. Controls the fall time of the PWM output. A value of zero sets the PWM output fall time to the fastest rate, a value of seven sets the PWM output fall time to the slowest rate.

Value	Fall time, C_{OUT} = 100 pF (µs)	Fall time, C_{OUT} = 1 nF (µs)
0	0.04	0.12
1	0.10	0.17
2	0.18	0.25
3	0.26	0.33
4	0.67	0.70
5	1.35	1.29
6	2.80	2.58
7	4.02	3.73

PWM_PORCH_SEL [13:11]

PWM output fixed low and high time selection. This parameter configures the fixed low and high time of the PWM output.

Value	PWM Low Clamp (% Duty Cycle)	PWM High Clamp (% Duty Cycle)
0	2	98
1	3	97
2	4	96
3	5	95
4	6	94
5	7	93
6	8	92
7	0	100

PWM_PERIOD [10:7]

PWM output period. Controls the period, or frequency, of the PWM output.

Value	Frequency (Hz)
0	125
1	167
2	250
3	333
4	500
5	667
6	800
7	1000
8	1333
9	1600
10	2000
11	2667
12	4000
13	5333
14	8000
15	16000

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

RESERVED [6:1]
Reserved bits. No function.

ROT_DIR_S [0]
Secondary channel rotation direction. Must be set to the same value as ROT_DIR_P (extended: 0x3E [0]). Within the digital signal path, this occurs after the CUST_ANGLE_OFFSET adjustment and before linearization.

Value	Description
0	Increasing angle rotation direction is counterclockwise, when orientated as shown in Figure 3.
1	Increasing angle rotation direction is clockwise, when orientated as shown in Figure 3.

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

Table 13: Volatile Memory Map

EEPROM Address	Bits																									
	31:26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x80	Read only. Factory Reserved.																										
0x81	Read only. Factory Reserved.																										
0x82							EE_DBE_FLAG	EE_SBE_FLAG	EE_ECC						EE_ADDR						EE_ERR_STATUS					CP_ERR	EE_ERR
0x83		EE_DATA																									
0x84	Read only. Factory Reserved.																										
0x85														EE_LOOP	EE_TEST_ADDR						EE_USE_TEST_ADDR	MARGIN_MIN_MAX_FAIL	MARGIN_STATUS		MARGIN_NO_MIN	MARGIN_NO_MAX	MARGIN_START
0xA6												MANCH_COMM_E	Reserved														
0xAA																										POKS_TEST_RUNNING	POKS_TEST_START

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

Address 0x82

Bit	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	0	0	0	0	0	EE_DBE_FLAG	EE_SBE_FLAG	EE_ECC						EE_ADDR						EE_ERR_STATUS					CP_ERR	EE_ERR
Access	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RC	RC

EE_DBE_FLAG [20]:
Error flag indicates detection of an EEPROM dual-bit error. The EEPROM ECC logic detects an address with a dual-bit error. This check runs after a reset event or EEPROM load event.

Value	Description
0	No EEPROM dual bit error detected
1	EEPROM dual bit error detected

EE_SBE_FLAG [20]:
Error flag indicates detection of an EEPROM single-bit error. The EEPROM ECC logic detects an address with a single-bit error. The ECC logic automatically corrects the faulty bit in the volatile region of memory. This check runs after a reset event or EEPROM load event.

Value	Description
0	No EEPROM single-bit error detected
1	EEPROM single-bit error detected

EE_ECC [18:13]:
EEPROM ECC data. After the internal margin test is complete, this parameter contains the ECC data bits of the first fault address found during the margin test. Data in this parameter is only valid if the margin test reports a failure. See MARGIN_STATUS (extended: 0x85 [4:3]) for margin results information.

EE_ADDR [12:7]:
EEPROM address data. After the internal margin test is complete, this parameter contains the address of the first fault address found during the margin test. Data in this parameter is only valid if the margin test reports a failure. See MARGIN_STATUS (extended: 0x85 [4:3]) for margin results information.

EE_ERR_STATUS [6:2]:
Indicates the error status of the last EEPROM write. If logic > 0, an error was detected during the last EEPROM write.

CP_ERR [1]:
Indicates the error status of the EEPROM write charge pump during the last EEPROM write. If logic = 1, an error is detected, and the error is set in EE_ERR_STATUS (extended: 0x82 [6:2]).

EE_ERR [0]:
Indicates detection of an EEPROM write error. If logic = 1, an EEPROM write error is detected. The bit clears after read.

Address 0x83

Bit	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EE_DATA																									
Access	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO

EE_DATA [25:0]:
EEPROM field data. After the internal margin test is complete, this parameter contains information from the data fields of the first fault address found during the margin test. Data in this parameter is only valid if the margin test reports a failure. See MARGIN_STATUS (extended: 0x85 [4:3]) for margin results information.

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

Address 0x85

Bit	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	0	0	0	0	0	0	0	0	0	0	0	0	EE_LOOP	EE_TEST_ADDR						EE_USE_TEST_ADDR	MARGIN_MIN_MAX_FAIL	MARGIN_STATUS		MARGIN_NO_MIN	MARGIN_NO_MAX	MARGIN_START
Access	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RW	RW	RW	RW	RW	RW	RW	RW	RO	RO	RO	RW	RW	RW

EE_LOOP [13]:

Continuously loops the margin test. When bit logic = 1, the margin test loops continuously. If an error is detected or if MARGIN_START (extended: 0x85 [0]) is cleared, the margin test stops.

Value	Description
0	Margin test runs once
1	Margin test loops continuously until an error is detected

EE_TEST_ADDR [12:7]:

Optional start address for margin test. Defines the starting address for the margin test when EE_USE_TEST_ADDR (extended: 0x85 [6]) is set to logic = 1.

EE_USE_TEST_ADDR [6]:

When set to logic = 1, the margin test starts at the address defined by EE_TEST_ADDR (extended: 0x85 [12:7]).

Value	Description
0	Margin test starts at address 0x0
1	Margin test starts at address defined by EE_TEST_ADDR

MARGIN_MIN_MAX_FAIL [5]:

If a margin failure is detected, this bit indicates if the failure was detected at the minimum or maximum reference level.

Value	Description
0	Margin test failure detected at minimum threshold
1	Margin test failure detected at maximum threshold

MARGIN_STATUS [4:3]:

Indicates the status of the margin test. The bits clear after a read or reset event.

Value	Description
0	Reset condition: No result from margin test
1	Pass: No errors detected during margin test
2	Fail: Error detected during margin test
3	In progress: Margin test still running

MARGIN_NO_MIN [2]:

Disables the minimum reference level during margin test. When set to logic = 1, the margin test does not check for errors at the low reference level.

Value	Description
0	Margin test includes check at the low reference level
1	Margin test does not include check at the low reference level

MARGIN_NO_MAX [1]:

Disables the maximum reference level during margin test. When set to logic = 1, the margin test does not check for errors at the high reference level.

Value	Description
0	Margin test includes check at the high reference level
1	Margin test does not include check at the high reference level

MARGIN_START [0]:

Triggers start of margin test. When set to LOGIC = 1, the margin test begins. The bit clears when the margin test completes and EE_LOOP (extended: 0x85 [13]) = 0; if ^{EE_LOOP} = 1, the margin test runs until MARGIN_START = 0. If the margin test detects an error, the MARGIN_START bit clears.

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

Address 0xA6

Bit	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	0	0	0	0	0	0	0	0	0	0	MANCH_COMM_E	reserved														
Access	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW

MANCH_COMM_E [15]:
Enables Manchester communications mode on the PWM output pin. When LOGIC = 1, the PWM output stops and the pin becomes an input/output pin for Manchester communication. This bit is set directly with a write operation or indirectly using the access code. To exit Manchester communications mode, MANCH_COMM_E is set to LOGIC = 0.

Address 0xAA

Bit	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	POKS_TEST_RUNNING	POKS_TEST_START
Access	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RW

POKS_TEST_RUNNING [1]:
POKs/IOKs startup test is running.

Value	Description
0	POKs/IOKs startup test is not running.
1	POKs/IOKs startup test is running.

POKS_TEST_START [0]:
When set to LOGIC = 1, runs the POKs/IOKs self-test. If an error occurs, it is reported in POKS_SELF_TEST_FAILED_FLAG (primary: 0xC [7]).

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

SAFETY AND DIAGNOSTICS

The A33023 was developed in accordance with the ASIL design flow (ISO 26262) and incorporates several internal diagnostics and error/warning/status flags, enabling the host microcontroller to assess the operational status of the die.

A short summary of the diagnostics is provided below. A complete listing and discussion of the A33023 safety features may be found in the Safety Manual.

Status, Error, and Warning Flags

The A33023 features include several status, error, and warning flags. These flags allow the external controller to act in response of detected fault condition. Table 14 provides a summary list of the flags. More information is also found in the Primary Serial Interface Register Reference.

All flags may be read through the primary serial registers (Error Register: Primary: 0xF; Status Register: Primary: 0xC) via SPI or Manchester communication. Error flags remain set until the register is read or reset, and the condition is removed.

OFE Assertion Following Power-On

Following power-on, the OFE flag (direct address 0x0F, bit 3) may assert while the internal oscillators settle. If this occurs, an attempt should be made to clear the flag by performing a second read of the error register (direct 0x0F). If all error flags are clear on the second read the device is operating normally and the OFE assertion was due to power-on transients. The PWM output persists in tristate following an OFE event. The user must issue a reset command to restart the PWM logic (See Primary: 0x0D register for details).

Error Reporting Through SPI

There are two error reporting bits, S0 and S1, within the A33023 SPI frame. The value of S0 and S1 represent the the logical “or” of all unmasked error flags. ABI and SLR related flags are only reported by S1. The S0 and S1 bits clear after a SPI read transaction and the condition for the flag no longer exists. Note, S0 and S1 are set to a value of one after a a power-cycle (not a software commanded reset). If an error flag is masked the result of this flag is not reported by S0 and S1.

Table 14: Error Flags

Error Flag	Description	Flag Response
VCF	Voltage check failure	VCF = 1 (primary: 0xF [0])
TSE	Temperature sensor error	TSE = 1 (primary: 0xF [1])
SAT	Saturation error	SAT = 1 (primary: 0xF [2])
OFE	Oscillator frequency discrepancy error	OFE = 1 (primary: 0xF [3])
SMM	Signal path (primary channel versus secondary channel) mismatch error	SMM = 1 (primary: 0xF [4])
MSL	Magnet sense low (input condition below low threshold) error	MSL = 1 (primary: 0xF [5])
MSH	Magnet sense high (input condition above high threshold) error	MSL = 1 (primary: 0xF [6])
UVCC	Undervoltage error	UVCC = 1 (primary: 0xF [7])
OVCC	Overvoltage error	OVCC = 1 (primary: 0xF [8])
POR	Power-on reset event	POR = 1 (primary: 0xF [9])
ESE	Single bit EEPROM error (correctable)	ESE = 1 (primary: 0xF [10])
EUE	Multi-bit EEPROM error (uncorrectable)	EUE = 1 (primary: 0xF [11])
SME	Shadow memory error (multiple input shift register signature error)	SME = 1 (primary: 0xF [12])
BSY	Extended access busy condition	BSY = 1 (primary: 0xF [13])
XEE	Extended execute error condition	EXE = 1 (primary: 0xF [14])
IER	Interface error condition	IER = 1 (primary: 0xF [15])
ABI	Abi integrity fault	ABI = 1 (primary: 0x0C [3])
SLR	Abi slew rate warning	SLR = 1 (primary: 0x0C [4])

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

Information Flags

The A33023 features a dedicated status register (Primary 0xC), providing informational flags to the external controller. These flags may be useful for the external controller to monitor operation. Table 15 provides a summary list of the information status flags. More information is also found in the Primary Serial Interface Register Reference.

Table 15: Status Register Contents (Primary 0xC)

Bit Position	Status Flag	Description
0	ANG_RDY	Angle ready
1	ROT_H	Rotation direction
2	ACD	ABI count-up procedure complete
3	ABI	ABI integrity error detected
4	SLR	Slew rate warning
6	MASK_ACTIVE	Mask active
7	POKS_ SELF_ TEST_ FAILED_ FLAG	POK/IOK self-test
9	ECC_SELF _TEST_ FAILED_ FLAG	Error correction code self-test

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

Error Reporting Through PWM

The PWM output is configurable to report flags using a special frequency and duty cycle or by going to a high-impedance state. The parameter MAKE_ERRORS_HIGH_Z (extended: 0x24 [15]) configures the PWM error reporting function. When set to a value of one, the error flags result in a PWM at high-impedance state for a minimum of two periods. When MAKE_ERRORS_HIGH_Z is set to a value of zero, the PWM reports the error flags at a defined duty cycle, shown in Table 16, and at 1/2 the frequency defined by PWM_PERIOD (extended: 0x3F [10:7]).

In the event of multiple error flags, when MAKE_ERRORS_HIGH_Z equals zero, the PWM output reports the error condition according to priority. Table 16 lists the error flags in the order of priority from highest to lowest. The highest priority error dictates the PWM duty cycle. Error flags OFE, SME and EUE are the highest priority flags and report through the PWM output by a high-impedance state (100% duty cycle). The error state for these high priority flags, as reported via PWM, persists until power-cycle or a device reset.

The parameter PWM_PORCH_SEL (extended: 0x3F [13:11]) configures the PWM minimum and maximum duty cycle and sets the duty cycle used for error reporting.

Table 16: PWM Error Flag Duty Cycle

PWM_PORCH_SEL		0	1	2	3	4	5	6	7
Error	Priority	Duty Cycle (%)							
OFE	Highest	100	100	100	100	100	100	100	100
SME	Highest	100	100	100	100	100	100	100	100
EUE	Highest	100	100	100	100	100	100	100	100
POR+ESE	1	78.05	78.20	77.96	78.06	78.13	78.16	78.16	79.22
POR	2	16.31	16.27	16.27	16.29	16.35	16.44	16.24	14.90
UVCC	3	38.89	38.76	38.64	38.88	38.78	38.70	38.64	38.43
VCF	4	33.25	33.23	33.22	33.24	33.26	32.97	33.04	32.55
OVCC	5	72.40	72.67	72.55	72.41	72.60	72.43	72.56	73.33
TSE	6	66.75	66.77	66.78	66.76	66.74	67.03	66.96	67.45
MSH	7	61.11	61.24	61.36	61.12	61.22	61.30	61.36	61.57
SAT	8	56.59	56.45	56.67	56.53	56.73	56.58	56.75	56.86
MSL	9	44.54	44.29	44.41	44.53	44.31	44.44	44.24	44.31
SMM	10	21.95	21.80	22.04	21.94	21.87	21.84	21.84	20.78
ABI or SLR	11	27.60	27.33	27.45	27.59	27.40	27.57	27.44	26.67
ACD	12	84.07	84.10	84.09	84.06	83.99	83.89	84.09	85.49
ESE	13	78.05	78.20	77.96	78.06	78.13	78.16	78.16	79.22

Error Reporting in ABI/UVW

Error reporting when using ABI/UVW requires the transmission of angle information to be interrupted. When using ABI/UVW, it is recommended to use an additional output (PWM or SPI).

For more information on ABI / UVW error reporting, contact Allegro MicroSystems.

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

APPLICATION INFORMATION

Once the device is powered on, the rate of change of V_{CC} for any magnitude larger than 1 V should be limited to less than 1 V/µs.

Note: It is recommended to leave the ABI pins floating if the ABI output is not used.



Figure 40: Typical A33023 configuration using SPI interface with PWM enabled



Figure 41: Typical A33023 configuration using SPI interface with PWM disabled

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com



Figure 42: Typical A33023 configuration with PWM enabled and SPI not connected



Figure 43: Typical A33023 configuration with PWM disabled and SPI not connected

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

I/O STRUCTURES



Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

PACKAGE OUTLINE DRAWINGS



Figure 44: 14-Pin TSSOP Package

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

For Reference Only – Not for Tooling Use
(Reference Allegro DWG-0000379, Rev. 3 and JEDEC MO-153ADT)
NOT TO SCALE
Dimensions in millimeters
Dimensions exclusive of mold flash, gate burrs, and dambar protrusions
Exact case and lead configuration at supplier discretion within limits shown







D Standard Branding Reference View

Lines 1, 2, 3: Maximum 9 characters per line

Line 1: Part number
Line 2: Logo A, 4-digit date code
Line 3: Characters 5, 6, 7, 8 of Assembly Lot Number



C PCB Layout Reference View

A Terminal #1 mark area.

B Exposed thermal pad (bottom surface); dimensions may vary with device.

C Reference land pattern layout (reference IPC7351 TSOP65P640X120-25M); all pads a minimum of 0.20 mm from all adjacent pads; adjust as necessary to meet application process requirements and PCB layout tolerances; when mounting on a multilayer PCB, thermal vias can improve thermal dissipation (reference EIA/JEDEC Standard JESD51-5).

D Branding scale and appearance at supplier discretion.

E Hall elements (E1–E12), corresponding to respective die; not to scale

F Active Area Depth F1 (die 1): 0.64 ±0.10 mm; F2 (die 2) 0.49 ±0.10 mm

Figure 45: LP Package, 24-Pin eTSSOP

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

Revision History

Number	Date	Description
–	March 20, 2023	Initial release
1	August 7, 2023	Updated Undervoltage Flag Threshold and Clock Frequency test conditions (page 5); corrected footnote 4 (page 5); updated Digital Output Voltages and Internal Bandwidth test conditions (page 6); updated Response Time values (page 8); updated footnotes (page 8); updated ΔB to B_{DIFF} (pages 8, 11); updated Figure 6 (page 12); updated ABI/UVW Output Configuration (page 16); updated ABI Behavior at Power-Up equation (page 18); updated Figure 35 (page 31); updated Enabling EEPROM Access section (page 32); updated EEPROM Margin Check section (page 33); updated Figures 37-40 (pages 67-68); added I/O Structures (page 69); reformatted registers (all pages); and minor editorial updates (all pages).
2	December 13, 2023	Added 24-pin eTSSOP dual die package option (pages 1, 3, 5, 76); updated Undervoltage Flag Threshold minimum value, footnotes 1, 2, and 5 (page 5), Internal Bandwidth, Interface Voltage Specification test conditions (page 6); added Input Leakage Current and SPI Clock Frequency (page 6); updated PWM Saturation Voltage test conditons (page 7); added Incremental and Manchester specifications (page 7); updated Magnetic Characteristics section, Refresh Rate, and footnotes 1 and 2 (page 8); updated figures (page 11); updated Input Magnetic Flux Density Definitions section (page 12); updated ABI Count-Up Behavior at Power-Up section (page 18); updated SPI section (page 26); updated SPI CRC section (page 28); updated SPI Power on Response section (page 29); updated Manchester section (page 31); updated Write Transactions to Extended Memory: EEPROM, Shadow, and Volatile section (page 34); updated EEPROM Margin Check section (page 35); updated Table 11 and subsequent registers (pages 34-47); updated Table 12 and subsequent EEPROM/Shadow Memory registers (pages 48-64); updated Volatile Memory table and registers (pages 65-68); updated Application Information section (page 72);
3	January 18, 2024	Updated Selection Guide (page 3), Supply Current test conditions (page 6), Input Magnetic Flux Density maximum values (page 9), Table 5 (page 22), and SPI CRC section (page 29)
4	June 12, 2024	Updated Selection Guide (page 3), PWM Output Current Limiter footnote (page 8),figure 2 (page 12), SPI interface table (page 27) and figure 45 (page 76)
5	November 12, 2024	Corrected description of 14-pin package in selection guide (page 3), updated pinout (page 5), and figure reference (page 21).
6	January 31, 2025	Updated Package LE 14-pin TSSOP Pinout Drawing (page 4), CRC section (page 29), Address 0x08 section (page 39), Address 0x0F section (page 42), and Address 0x24 Magnetic Threshold High register section (page 51)
7	March 18, 2025	Updated Address 0x24 Magnetic Threshold High register section (page 51)
8	May 28, 2025	Updated lead-free info (page 3), updated Manchester Communication CRC section (page 34), updated ROT_DIR_P [0] subsection (page 63), updated ROT_DIR_S [0] subsection (page 65), updated Status, Error, and Warning Flags; OFE Assertion Following Power-On; and Error Reporting Through SPI sections, and Error Flags table (page 70), updated Error Reporting Through PWM section (page 72)

Copyright 2025, Allegro MicroSystems.
Allegro MicroSystems reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.
Allegro's products are not to be used in any devices or systems, including but not limited to life support devices or systems, in which a failure of Allegro's product can reasonably be expected to cause bodily harm.
The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.
Copies of this document are considered uncontrolled documents.

For the latest version of this document, visit our website:
www.allegromicro.com

Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

APPENDIX

MATLAB Function to compute the A33023 Linearization Coefficients

```
function [lin_coef,gap]=A33023_calc_lin_coef(angle_mech,angle_meas)
%
% This function computes the linearization coefficients for the A33023.
% Linearization is 16 segments with fixed pivot points (0°, 360°/16, 2*360°/16,..., 15×360°/16).
% The coefficients corresponds to the angle error between the measured angle at the pivot points
and the actual magnet position.
%
% Inputs:
%   - angle_mech: n×1 vector: actual magnet position: must be between 0° and 360° and monotically
increasing [°]
%   - angle_meas: n×1 vector: A33023 measured position at each angle_mech position (direct output
of A33023) [°]
%
% Outputs:
%   - lin_coef: 16×1 vector: contains the linearization coefficients [LSB]
%       o lin_coef(1) corresponds to XXX_linearization_0, lin_coef(2) corresponds to XXX_linear-
ization_1, ... , lin_coef(16) corresponds to XXX_linearization_15
%       o coefficients must be converted to 8 bits signed
%   - gap: 16×1 vector: angle error between actual mechanical position and measured position


%% Inspect inputs


% Re-arrange data if necessary
if size(angle_mech,2)>1
    angle_mech=angle_mech';
end
% Only 360° max input range is acceptable
if max(angle_mech)-min(angle_mech)>360
    error('Linearization range must be <=360°')
end
% angle_mech must be increasing
```


Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

```
if sum(diff(angle_mech)<0)>0
    error('angle_mech must be increasing')
end
% Avoid issues with 360° exact rotation
if wrapTo360(min(angle_mech))==wrapTo360(max(angle_mech))-360
    angle_mech=angle_mech(1:end-1);
    angle_meas=angle_meas(1:end-1);
end

%% Compute the angle error between measurements and actual position

% Re-arrange measured angle
angle_meas_temp=unwrap(wrapTo360(angle_meas)*2*pi/360)*360/2/pi;
angle_meas_temp=unique([angle_meas_temp-360;angle_meas_temp;angle_meas_temp+360],'stable');

% Re-arrange actual position
angle_mech_temp=unwrap(wrapTo360(angle_mech)*2*pi/360)*360/2/pi;
angle_mech_temp=unique([angle_mech_temp-360;angle_mech_temp;angle_mech_temp+360]);

% Interpolate actual position at linearization pivot positions
pivot=[0:360/16:360-360/16]’;
mech_pos=interp1(angle_meas_temp,angle_mech_temp,pivot,'spline','extrap');

% Angle error between measurements and actual position
gap=wrapTo180(pivot-mech_pos);

%% Compute the linearization coefficients

% Select only the measurements inside the range
index=zeros(length(pivot),1);
for i=1:length(pivot)
    if min(abs(wrapTo360(angle_meas)-pivot(i)))<=360/16
```


Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

```
        index(i)=1;
    end
end
index=logical(index);

% Compute the coefficient (remove the mean offset)
lin_coef=round((gap-mean(gap(index)))/(2*11.25/2^8));

% Bound the linearization coefficients
lin_coef(isnan(lin_coef))=0;
lin_coef(lin_coef>2^7-1)=2^7-1;
lin_coef(lin_coef<-2^7)=-2^7;
```


Allegro MicroSystems
955 Perimeter Road
Manchester, NH 03103-3353 U.S.A.
www.allegromicro.com

Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

- View A33023LLEATR-600 on WIN SOURCE
- Allegro MicroSystems, LLC Information

Optimize Your Supply Chain with WIN SOURCE Solutions

- Global Sourcing Solution
- Obsolete Management
- Cost Control Management
- Shortage Management
- Alternative Solution
- Excess Inventory Management