




**THE DATASHEET OF  
IRLR3103TRLPBF**



# IRLR/U3103PbF

HEXFET® Power MOSFET


- Logic-Level Gate Drive
- Ultra Low On-Resistance
- Surface Mount (IRLR3103)
- Straight Lead (IRLU3103)
- Advanced Process Technology
- Fast Switching
- Fully Avalanche Rated
- Lead-Free



## Description

Fifth Generation HEXFETs from International Rectifier utilize advanced processing techniques to achieve the lowest possible on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized design that HEXFET Power MOSFETs are well known for, provides the designer with an extremely efficient device for use in a wide variety of applications.

The D-PAK is designed for surface mounting using vapor phase, infrared, or wave soldering techniques. The straight lead version (IRFU series) is for through-hole mounting applications. Power dissipation levels up to 1.5 watts are possible in typical surface mount applications.



## Absolute Maximum Ratings


|                                 | Parameter                                       | Max.                   | Units |
|---------------------------------|---|------------------------|-------|
| $I_D @ T_C = 25^\circ\text{C}$  | Continuous Drain Current, $V_{GS} @ 10\text{V}$ | 55 <sup>Ⓞ</sup>        | A     |
| $I_D @ T_C = 100^\circ\text{C}$ | Continuous Drain Current, $V_{GS} @ 10\text{V}$ | 39 <sup>Ⓞ</sup>        |       |
| $I_{DM}$                        | Pulsed Drain Current <sup>①②</sup>              | 220                    |       |
| $P_D @ T_C = 25^\circ\text{C}$  | Power Dissipation                               | 107                    | W     |
|                                 | Linear Derating Factor                          | 0.71                   | W/°C  |
| $V_{GS}$                        | Gate-to-Source Voltage                          | ± 16                   | V     |
| $E_{AS}$                        | Single Pulse Avalanche Energy <sup>②③</sup>     | 240                    | mJ    |
| $I_{AR}$                        | Avalanche Current <sup>①③</sup>                 | 34                     | A     |
| $E_{AR}$                        | Repetitive Avalanche Energy <sup>①③</sup>       | 11                     | mJ    |
| dv/dt                           | Peak Diode Recovery dv/dt <sup>③</sup>          | 5.0                    | V/ns  |
| $T_J$                           | Operating Junction and                          | -55 to + 175           | °C    |
| $T_{STG}$                       | Storage Temperature Range                       |                        |       |
|                                 | Soldering Temperature, for 10 seconds           | 300 (1.6mm from case ) |       |

## Thermal Resistance

|                 | Parameter                          | Typ. | Max. | Units |
|-----------------|------------------------------------|------|------|-------|
| $R_{\theta JC}$ | Junction-to-Case                   | —    | 1.4  | °C/W  |
| $R_{\theta JA}$ | Junction-to-Ambient (PCB mount) ** | —    | 50   |       |
| $R_{\theta JA}$ | Junction-to-Ambient                | —    | 110  |       |

## Electrical Characteristics @ T<sub>J</sub> = 25°C (unless otherwise specified)

|                                      | Parameter                            | Min. | Typ.  | Max.  | Units | Conditions  |
|--------------------------------------|--------------------------------------|------|-------|-------|-------|---|
| V <sub>(BR)DSS</sub>                 | Drain-to-Source Breakdown Voltage    | 30   | —     | —     | V     | V <sub>GS</sub> = 0V, I <sub>D</sub> = 250μA                                  |
| ΔV <sub>(BR)DSS/ΔT<sub>J</sub></sub> | Breakdown Voltage Temp. Coefficient  | —    | 0.037 | —     | V/°C  | Reference to 25°C, I <sub>D</sub> = 1mA                                       |
| R <sub>DS(on)</sub>                  | Static Drain-to-Source On-Resistance | —    | —     | 0.019 | Ω     | V <sub>GS</sub> = 10V, I <sub>D</sub> = 33A ④                                 |
|                                      |                                      | —    | —     | 0.024 |       | V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 25A ④                                |
| V <sub>GS(th)</sub>                  | Gate Threshold Voltage               | 1.0  | —     | —     | V     | V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250μA                    |
| g <sub>fs</sub>                      | Forward Transconductance             | 23   | —     | —     | S     | V <sub>DS</sub> = 25V, I <sub>D</sub> = 34A ⑦                                 |
| I <sub>DSS</sub>                     | Drain-to-Source Leakage Current      | —    | —     | 25    | μA    | V <sub>DS</sub> = 30V, V <sub>GS</sub> = 0V                                   |
|                                      |                                      | —    | —     | 250   |       | V <sub>DS</sub> = 18V, V <sub>GS</sub> = 0V, T <sub>J</sub> = 150°C           |
| I <sub>GSS</sub>                     | Gate-to-Source Forward Leakage       | —    | —     | 100   | nA    | V <sub>GS</sub> = 16V   |
|                                      | Gate-to-Source Reverse Leakage       | —    | —     | -100  |       | V <sub>GS</sub> = -16V  |
| Q <sub>g</sub>                       | Total Gate Charge                    | —    | —     | 50    | nC    | I <sub>D</sub> = 34A  |
| Q <sub>gs</sub>                      | Gate-to-Source Charge                | —    | —     | 14    |       | V <sub>DS</sub> = 24V   |
| Q <sub>gd</sub>                      | Gate-to-Drain ("Miller") Charge      | —    | —     | 28    |       | V <sub>GS</sub> = 4.5V, See Fig. 6 and 13 ④ ⑦                                 |
| t <sub>d(on)</sub>                   | Turn-On Delay Time                   | —    | 9.0   | —     | ns    | V <sub>DD</sub> = 15V   |
| t <sub>r</sub>                       | Rise Time                            | —    | 210   | —     |       | I <sub>D</sub> = 34A  |
| t <sub>d(off)</sub>                  | Turn-Off Delay Time                  | —    | 20    | —     |       | R <sub>G</sub> = 3.4Ω, V <sub>GS</sub> = 4.5V                                 |
| t <sub>f</sub>                       | Fall Time                            | —    | 54    | —     |       | R <sub>D</sub> = 0.43Ω, See Fig. 10 ④ ⑦                                       |
| L <sub>D</sub>                       | Internal Drain Inductance            | —    | 4.5   | —     | nH    | Between lead,<br>6mm (0.25in.)<br>from package<br>and center of die contact ⑥ |
| L <sub>S</sub>                       | Internal Source Inductance           | —    | 7.5   | —     |       |   |
| C <sub>iss</sub>                     | Input Capacitance                    | —    | 1600  | —     | pF    | V <sub>GS</sub> = 0V  |
| C <sub>oss</sub>                     | Output Capacitance                   | —    | 640   | —     |       | V <sub>DS</sub> = 25V   |
| C <sub>rss</sub>                     | Reverse Transfer Capacitance         | —    | 320   | —     |       | f = 1.0MHz, See Fig. 5 ⑦  |



## Source-Drain Ratings and Characteristics

|                 | Parameter                              | Min.   | Typ. | Max. | Units | Conditions  |
|-----------------|--|--|------|------|-------|---|
| I <sub>S</sub>  | Continuous Source Current (Body Diode) | —  | —    | 55 ⑤ | A     | MOSFET symbol showing the integral reverse p-n junction diode.      |
| I <sub>SM</sub> | Pulsed Source Current (Body Diode) ① ⑦ | —  | —    | 220  |       |   |
| V <sub>SD</sub> | Diode Forward Voltage                  | —  | —    | 1.3  | V     | T <sub>J</sub> = 25°C, I <sub>S</sub> = 28A, V <sub>GS</sub> = 0V ④ |
| t <sub>rr</sub> | Reverse Recovery Time                  | —  | 81   | 120  | ns    | T <sub>J</sub> = 25°C, I <sub>F</sub> = 34A                         |
| Q <sub>rr</sub> | Reverse Recovery Charge                | —  | 210  | 310  | nC    | di/dt = 100A/μs ④ ⑥   |
| t <sub>on</sub> | Forward Turn-On Time                   | Intrinsic turn-on time is negligible (turn-on is dominated by L <sub>S</sub> +L <sub>D</sub> ) |      |      |       |   |

### Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature. ( See fig. 11 )
- ② V<sub>DD</sub> = 15V, starting T<sub>J</sub> = 25°C, L = 300μH, R<sub>G</sub> = 25Ω, I<sub>AS</sub> = 34A. (See Figure 12)
- ③ I<sub>SD</sub> ≤ 34A, di/dt ≤ 140A/μs, V<sub>DD</sub> ≤ V<sub>(BR)DSS</sub>, T<sub>J</sub> ≤ 175°C
- ④ Pulse width ≤ 300μs; duty cycle ≤ 2%
- ⑤ Calculated continuous current based on maximum allowable junction temperature; Package limitation current = 20A
- ⑥ This is applied for I-PAK, L<sub>S</sub> of D-PAK is measured between lead and center of die contact
- ⑦ Uses IRL3103 data and test conditions

\*\* When mounted on 1" square PCB (FR-4 or G-10 Material) .  
For recommended footprint and soldering techniques refer to application note #AN-994




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics







Fig 4. Normalized On-Resistance Vs. Temperature




**Fig 5.** Typical Capacitance Vs. Drain-to-Source Voltage




**Fig 6.** Typical Gate Charge Vs. Gate-to-Source Voltage




**Fig 7.** Typical Source-Drain Diode Forward Voltage




**Fig 8.** Maximum Safe Operating Area




**Fig 9.** Maximum Drain Current Vs. Case Temperature



**Fig 10a.** Switching Time Test Circuit



**Fig 10b.** Switching Time Waveforms



**Fig 11.** Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 12c. Maximum Avalanche Energy Vs. Drain Current






Fig 13b. Gate Charge Test Circuit

**Peak Diode Recovery dv/dt Test Circuit**



\*  $V_{GS} = 5V$  for Logic Level Devices


**Fig 14.** For N-Channel HEXFETS

# IRLR/U3103PbF



## D-Pak (TO-252AA) Package Outline

Dimensions are shown in millimeters (inches)



NOTES:

- 1.0 DIMENSIONING AND TOLERANCING PER ASME Y14.5 M- 1994.
- 2.0 DIMENSIONS ARE SHOWN IN INCHES [MILLIMETERS].
- 3.0 LEAD DIMENSION UNCONTROLLED IN L5.
- 4.0 DIMENSION D1 AND E1 ESTABLISH A MINIMUM MOUNTING SURFACE FOR THERMAL PAD.
- 5.0 SECTION C-C DIMENSIONS APPLY TO THE FLAT SECTION OF THE LEAD BETWEEN .005 [0.127] AND .010 [0.2540] FROM THE LEAD TIP.
- 6.0 DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED .005" [0.127] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
- 7.0 OUTLINE CONFORMS TO JEDEC OUTLINE TO-252AA.

| SYMBOL | DIMENSIONS  |       |          |       | NOTES |
|--------|-------------|-------|----------|-------|-------|
|        | MILLIMETERS |       | INCHES   |       |       |
| A      | 2.18        | 2.20  | .088     | .084  |       |
| B      | 0.64        | 0.69  | .025     | .035  | 5     |
| b1     | 0.64        | 0.79  | .025     | 0.031 | 5     |
| b2     | 0.78        | 1.14  | .030     | .045  |       |
| b3     | 4.95        | 5.46  | .195     | .215  | 5     |
| b      | 0.45        | 0.61  | .018     | .024  | 5     |
| c1     | 0.41        | 0.56  | .016     | .022  | 5     |
| c2     | .045        | 0.89  | .018     | .035  | 5     |
| D      | 3.97        | 6.22  | .235     | .245  | 8     |
| D1     | 5.21        | -     | .205     | -     | 4     |
| E      | 6.25        | 6.73  | .250     | .265  | 6     |
| E1     | 4.52        | -     | .170     | -     | 4     |
| H      | 2.29        | -     | .090 BSC | -     |       |
| H1     | 3.40        | 10.41 | .130     | .410  |       |
| L      | 1.40        | 1.76  | .055     | .070  |       |
| L1     | 2.74 REF    | -     | .108 REF | -     |       |
| L2     | 0.90 BSC    | -     | .035 BSC | -     |       |
| L3     | 0.89        | 1.27  | .035     | .050  |       |
| L4     | -           | 1.02  | -        | .040  |       |
| L5     | 1.14        | 1.52  | .045     | .060  |       |
| Ø      | Ø           | 10°   | Ø        | 10°   |       |
| Ø1     | Ø           | 15°   | Ø        | 15°   |       |

LEAD ASSIGNMENTS

HEXLET

1- GATE  
2- DRAIN  
3- SOURCE  
4- DRAIN


IRF16 CoPACK

1- GATE  
2- COLLECTOR  
3- EMITTER  
4- COLLECTOR


## D-Pak (TO-252AA) Part Marking Information

EXAMPLE: THIS IS AN IRFR120 WITH ASSEMBLY LOT CODE 1234 ASSEMBLED ON WW 16, 1999 IN THE ASSEMBLY LINE "A"

Note: "P" in assembly line position indicates "Lead-Free"




OR



## I-Pak (TO-251AA) Package Outline

Dimensions are shown in millimeters (inches)



- NOTES:
- 1 DIMENSIONING AND TOLERANCING PER ASME Y14.5 M- 1994.
  - 2 DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].
  - 3 DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.005" (0.127) PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTERMOST EXTREMES OF THE PLASTIC BODY.
  - 4 THERMAL PAD CONTOUR OPTION WITHIN DIMENSION b4, L2, E1 & D1.
  - 5 LEAD DIMENSION UNCONTROLLED IN L3.
  - 6 DIMENSION b1, b3 APPLY TO BASE METAL ONLY.
  - 7 OUTLINE CONFORMS TO JEDEC OUTLINE TO-251AA.
  - 8 CONTROLLING DIMENSION : INCHES.

LEAD ASSIGNMENTS

HEXFECT


- 1.- GATE
- 2.- DRAIN
- 3.- SOURCE
- 4.- DRAIN

| SYMBOL | DIMENSIONS  |      |           |       | NOTES |
|--------|-------------|------|-----------|-------|-------|
|        | MILLIMETERS |      | INCHES    |       |       |
|        | MIN.        | MAX. | MIN.      | MAX.  |       |
| A      | 2.18        | 2.39 | 0.086     | 0.094 |       |
| A1     | 0.89        | 1.14 | 0.035     | 0.045 |       |
| b      | 0.64        | 0.89 | 0.025     | 0.035 |       |
| b1     | 0.64        | 0.79 | 0.025     | 0.031 | 4     |
| b2     | 0.76        | 1.14 | 0.030     | 0.045 |       |
| b3     | 0.76        | 1.04 | 0.030     | 0.041 |       |
| b4     | 5.00        | 5.46 | 0.195     | 0.215 | 4     |
| c      | 0.46        | 0.61 | 0.018     | 0.024 |       |
| c1     | 0.41        | 0.56 | 0.016     | 0.022 |       |
| c2     | .046        | 0.86 | 0.018     | 0.035 |       |
| D      | 5.97        | 6.22 | 0.235     | 0.245 | 3, 4  |
| D1     | 5.21        | -    | 0.205     | -     | 4     |
| E      | 6.35        | 6.73 | 0.250     | 0.265 | 3, 4  |
| E1     | 4.32        | -    | 0.170     | -     | 4     |
| e      | 2.29        |      | 0.090 BSC |       |       |
| L      | 8.89        | 9.60 | 0.350     | 0.380 |       |
| L1     | 1.91        | 2.29 | 0.075     | 0.090 |       |
| L2     | 0.89        | 1.27 | 0.035     | 0.050 | 4     |
| L3     | 1.14        | 1.52 | 0.045     | 0.060 | 5     |
| e1     | Ø           | 15'  | Ø         | 15'   |       |


## I-Pak (TO-251AA) Part Marking Information

EXAMPLE: THIS IS AN IRFU120  
WITH ASSEMBLY  
LOT CODE 5678  
ASSEMBLED ON WW 19, 1999  
IN THE ASSEMBLY LINE "A"

Note: "P" in assembly line  
position indicates "Lead-Free"




**OR**




### D-Pak (TO-252AA) Tape & Reel Information

Dimensions are shown in millimeters (inches)



- NOTES :
1. CONTROLLING DIMENSION : MILLIMETER.
  2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS ( INCHES ).
  3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



- NOTES :
1. OUTLINE CONFORMS TO EIA-481.

Data and specifications subject to change without notice.

Note: For the most current drawings please refer to the IR website at:  
<http://www.irf.com/package/>

## **IMPORTANT NOTICE**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office ([www.infineon.com](http://www.infineon.com)).

## **WARNINGS**

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.

## Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

 [View IRLR3103TRLPBF on WIN SOURCE](#)

 [Infineon Technologies](#) Information

## Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management