



# THE DATASHEET OF BAT54C-QR



## Overview

KEMET's X5R dielectric features an 85°C maximum operating temperature and is considered "semi-stable." The Electronics Components, Assemblies & Materials Association (EIA) characterizes X5R dielectric as a Class II material. Components of this classification are fixed, ceramic dielectric capacitors suited for bypass and decoupling applications or for frequency discriminating


circuits where Q and stability of capacitance characteristics are not critical. X5R exhibits a predictable change in capacitance with respect to time and voltage and boasts a minimal change in capacitance with reference to ambient temperature. Capacitance change is limited to  $\pm 15\%$  from  $-55^\circ\text{C}$  to  $+85^\circ\text{C}$ .

## Benefits

- $-55^\circ\text{C}$  to  $+85^\circ\text{C}$  operating temperature range
- Lead (Pb)-free, RoHS and REACH compliant
- Temperature stable dielectric
- EIA 0201, 0402, 0603, 0805, 1206, 1210, and 1812 case sizes
- DC voltage ratings of 4 V, 6.3 V, 10 V, 16 V, 25 V, 35 V, and 50 V
- Capacitance offerings ranging from 0.01  $\mu\text{F}$  to 100  $\mu\text{F}$
- Available capacitance tolerances of  $\pm 10\%$  and  $\pm 20\%$
- Non-polar device, minimizing installation concerns
- 100% pure matte tin-plated termination finish allowing for excellent solderability

## Applications

Typical applications include decoupling, bypass, and filtering.



## Ordering Information

C	1206	C	107	M	9	P	A	C	TU
Ceramic	Case Size (L" x W")	Specification/ Series	Capacitance Code (pF)	Capacitance Tolerance	Rated Voltage (VDC)	Dielectric	Failure Rate/ Design	Termination Finish <sup>1</sup>	Packaging/Grade (C-Spec)
	0201 0402 0603 0805 1206 1210	C = Standard	Two significant digits and number of zeros.	K = $\pm 10\%$ M = $\pm 20\%$	7 = 4 9 = 6.3 8 = 10 4 = 16 3 = 25 6 = 35 5 = 50	P = X5R	A = N/A	C = 100% matte Sn	See "Packaging C-Spec Ordering Options Table"

<sup>1</sup> Additional termination finish options may be available. Contact KEMET for details.

# X5R Dielectric, 4 – 50 VDC (Commercial Grade) Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)


## Packaging C-Spec Ordering Options Table

Packaging Type <sup>1</sup>	Packaging/Grade Ordering Code (C-Spec)
Bulk Bag/Unmarked	Not required (Blank)
7" Reel/Unmarked	TU
13" Reel/Unmarked	7411 (EIA 0603 and smaller case sizes) 7210 (EIA 0805 and larger case sizes)
7" Reel/Marked	TM
13" Reel/Marked	7040 (EIA 0603) 7215 (EIA 0805 and larger case sizes)

<sup>1</sup> Default packaging is "Bulk Bag". An ordering code C-Spec is not required for "Bulk Bag" packaging.

<sup>1</sup> The terms "Marked" and "Unmarked" pertain to laser marking option of capacitors. All packaging options labeled as "Unmarked" will contain capacitors that have not been laser marked. Please contact KEMET if you require a laser marked option. For more information see "Capacitor Marking".

## Dimensions – Millimeters (Inches)



EIA Size Code	Metric Size Code	L Length	W Width	T Thickness	B Bandwidth	S Separation Minimum	Mounting Technique
0201	0603	0.60 (0.024) ±0.03 (0.001)	0.30 (0.012) ±0.03 (0.001)	See Table 2 for Thickness	0.15 (0.006) ±0.05 (0.002)	N/A	Solder Reflow Only
0402 <sup>1</sup>	1005	1.00 (0.040) ±0.05 (0.002)	0.50 (0.020) ±0.05 (0.002)		0.30 (0.012) ±0.10 (0.004)	0.30 (0.012)	
0603 <sup>2</sup>	1608	1.60 (0.063) ±0.15 (0.006)	0.80 (0.032) ±0.15 (0.006)		0.35 (0.014) ±0.15 (0.006)	0.50 (0.020)	Solder Wave or Solder Reflow
0805	2012	2.00 (0.079) ±0.20 (0.008)	1.25 (0.049) ±0.20 (0.008)		0.50 (0.02) ±0.25 (0.010)	0.70 (0.028)	
1206 <sup>3</sup>	3216	3.20 (0.126) ±0.20 (0.008)	1.60 (0.063) ±0.20 (0.008)		0.50 (0.02) ±0.25 (0.010)	1.50 (0.060)	
1210 <sup>4</sup>	3225	3.20 (0.126) ±0.20 (0.008)	2.50 (0.098) ±0.20 (0.008)		0.50 (0.02) ±0.25 (0.010)	1.50 (0.060)	Solder Reflow Only

<sup>1</sup> For capacitance values  $\geq 4.7 \mu\text{F}$  add 0.15 (0.006) to the width and length tolerance dimensions.

<sup>2</sup> For capacitance values  $\geq 10 \mu\text{F}$  add 0.05 (0.002) to the length and width tolerance dimension.

<sup>3</sup> For capacitance values  $\geq 22 \mu\text{F}$  add 0.10 (0.004) to the positive bandwidth tolerance dimension.

<sup>4</sup> For capacitance values  $\geq 22 \mu\text{F}$  add 0.10 (0.004) to the length and width tolerance dimension and add 0.15 (0.006) to the positive bandwidth tolerance dimension.

For capacitance value  $4.7 \mu\text{F}$  ( $\leq 25 \text{ V}$ ) and  $10 \mu\text{F}$  ( $50 \text{ V}$ ,  $35 \text{ V}$  and  $25 \text{ V}$ ) add 0.20 (0.008) to length tolerance dimension and 0.10 (0.004) to width tolerance dimension.

# X5R Dielectric, 4 – 50 VDC (Commercial Grade) Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)

## Qualification/Certification

Commercial Grade products are subject to internal qualification. Details regarding test methods and conditions are referenced in Table 4, Performance & Reliability.

## Environmental Compliance

Lead (Pb)-free, RoHS, and REACH compliant without exemptions.

## Electrical Parameters/Characteristics

Item	Parameters/Characteristics
Operating Temperature Range	-55°C to +85°C
Capacitance Change with Reference to +25°C and 0 Vdc Applied (TCC)	±15%
<sup>1</sup> Aging Rate (Maximum % Capacitance Loss/Decade Hour)	5.0%
<sup>2</sup> Dielectric Withstanding Voltage (DWV)	250% of rated voltage (5 ±1 seconds and charge/discharge not exceeding 50mA)
<sup>3</sup> Dissipation Factor (DF) Maximum Limit at 25°C	See Dissipation Factor Limit Table
<sup>4</sup> Insulation Resistance (IR) Minimum Limit at 25°C	See Insulation Resistance Limit Table (Rated voltage applied for 120 ±5 seconds at 25°C)

<sup>1</sup> Regarding Aging Rate: Capacitance measurements (including tolerance) are indexed to a referee time of 48 or 1,000 hours. Please refer to a part number specific datasheet for referee time details.

<sup>2</sup> DWV is the voltage a capacitor can withstand (survive) for a short period of time. It exceeds the nominal and continuous working voltage of the capacitor.

<sup>3</sup> See part number specification sheet for frequency and voltage for Capacitance, Dissipation Factor, and TCC measurement conditions.

<sup>4</sup> To obtain IR limit, divide MΩ-μF value by the capacitance and compare to GΩ limit. Select the lower of the two limits.

Note: When measuring capacitance it is important to ensure the set voltage level is held constant. The HP4284 and Agilent E4980 have a feature known as Automatic Level Control (ALC). The ALC feature should be switched to "ON."

**X5R Dielectric, 4 – 50 VDC (Commercial Grade)**  
**Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)**

## Post Environmental Limits

High Temperature Life, Biased Humidity, Moisture Resistance					
Dielectric	Rated DC Voltage	Capacitance Value	Dissipation Factor (Maximum %)	Capacitance Shift	Insulation Resistance
X5R	> 25	< 1.0 $\mu$ F	7.5	$\pm$ 20%	10% of Initial Limit
		$\geq$ 1.0 $\mu$ F	20.0		
	25 <sup>1</sup>	< 2.2 $\mu$ F	7.5		
		$\geq$ 2.2 $\mu$ F	20.0		
	< 25	< 0.56 $\mu$ F	7.5		
		$\geq$ 0.56 $\mu$ F	20.0		

<sup>1</sup> For 0603 Capacitance value 1.0  $\mu$ F (25 V) DF is 20%

For 0402 Capacitance values 0.22  $\mu$ F and 0.47  $\mu$ F (6.3 V and 4 V) DF is 20%

## Dissipation Factor Limit Table

Rated DC Voltage	Capacitance	Dissipation Factor (Maximum %)
> 25	< 1.0 $\mu$ F	5.0
	$\geq$ 1.0 $\mu$ F	10.0
25 <sup>1</sup>	< 2.2 $\mu$ F	5.0
	$\geq$ 2.2 $\mu$ F	10.0
< 25	< 0.56 $\mu$ F	5.0
	$\geq$ 0.56 $\mu$ F	10.0

<sup>1</sup> For 0603 Capacitance value 1.0  $\mu$ F (25 V) DF is 10%

For 0402 Capacitance values 0.22  $\mu$ F and 0.47  $\mu$ F (6.3 V and 4 V) DF is 10%

## Insulation Resistance Limit Table

EIA Case Size	1,000 Megohm Microfarads or 100 G $\Omega$	500 Megohm Microfarads or 10 G $\Omega$	100 Megohm Microfarads or 10 G $\Omega$
0201	N/A	ALL	N/A
0402	< .012 $\mu$ F	$\geq$ .012 $\mu$ F < 1.0 $\mu$ F	$\geq$ 1.0 $\mu$ F
0603	< .047 $\mu$ F	$\geq$ .047 $\mu$ F < 1.0 $\mu$ F	$\geq$ 1.0 $\mu$ F
0805	< 0.15 $\mu$ F	$\geq$ 0.15 $\mu$ F < 1.0 $\mu$ F	$\geq$ 1.0 $\mu$ F
1206	< 0.47 $\mu$ F	$\geq$ 0.47 $\mu$ F < 1.0 $\mu$ F	$\geq$ 1.0 $\mu$ F
1210	< 0.39 $\mu$ F	$\geq$ 0.39 $\mu$ F < 1.0 $\mu$ F	$\geq$ 1.0 $\mu$ F
1812	< 2.2 $\mu$ F	$\geq$ 2.2 $\mu$ F	N/A



X5R Dielectric, 4 – 50 VDC (Commercial Grade)  
Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)

**Table 1B – Capacitance Range/Selection Waterfall (1206 – 1812 Case Sizes)**

Capacitance	Capacitance Code	Case Size/ Series		C1206C					C1210C						C1812C			
		Voltage Code		9	8	4	3	1	9	8	4	3	6	5	3	6	5	
		Rated Voltage (VDC)		6.3	10	16	25	50	6.3	10	16	25	35	50	25	35	50	
Cap Tolerance		Product Availability and Chip Thickness Codes – See Table 2 for Chip Thickness Dimensions																
0.27 µF	274	K	M	EB	EB	EB	EB											
0.33 µF	334	K	M	EB	EB	EB	EB											
0.39 µF	394	K	M	EB	EB	EB	EB		FD	FD	FD	FD	FD	FD				
0.47 µF	474	K	M	EC	EC	EC	EC		FD	FD	FD	FD	FD	FD				
0.56 µF	564	K	M	ED	ED	ED	ED		FD	FD	FD	FD	FD	FD				
0.68 µF	684	K	M	EE	EE	EE	EE		FD	FD	FD	FD	FD	FD				
0.82 µF	824	K	M	EF	EF	EF	EF		FF	FF	FF	FF	FF	FF				
1.0 µF	105	K	M	EP	EP	EP	EP		FH	FH	FH	FH	FH	FH				
1.2 µF	125	K	M	EC	EC	EC	EC		FG	FG	FG	FG	FG	FG				
1.5 µF	155	K	M	EG	EG	EG	EG		FG	FG	FG	FG	FG	FG				
1.8 µF	185	K	M	EC	EC	EC	EC		FG	FG	FG	FG	FG	FG				
2.2 µF	225	K	M	EC	EC	EC	EC		FJ	FJ	FJ	FJ	FJ	FJ				
2.7 µF	275	K	M	EH	EH	EH	EH		FG	FG	FG	FG	FG	FG				
3.3 µF	335	K	M	EH	EH	EH	EH		FM	FM	FM	FM	FM	FM				
3.9 µF	395	K	M	EH	EH	EH	EH		FK	FK	FK	FK	FK	FK				
4.7 µF	475	K	M	EH	EH	EH	EH	EH	FT	FT	FT	FT	FT	FT				
5.6 µF	565	K	M	EK	EK	EH			FH	FH	FH	FE						
6.8 µF	685	K	M	EH	EH	EH			FM	FM	FM	FM						
8.2 µF	825	K	M	EH	EH	EH			FH	FH	FH	FG						
10 µF	106	K	M	EH	EH	EH	EH		FT	FT	FT	FT	FS	FS		GK		
12 µF	126	K	M						FL	FL	FG							
15 µF	156	K	M						FM	FM	FG							
18 µF	186	K	M						FG	FG	FH							
22 µF	226	K	M	EH	EH <sup>1</sup>	EH <sup>1</sup>			FS	FS	FS	FS	FS					
47 µF	476	K	M	EH <sup>1</sup>	EH <sup>1</sup>				FS <sup>1</sup>	FS <sup>1</sup>	FS <sup>1</sup>	FS <sup>1</sup>	FS <sup>1</sup>					
100 µF	107	K	M	EH <sup>1</sup>					FS <sup>1</sup>	FS <sup>1</sup>	FS <sup>1</sup>							
Capacitance	Capacitance Code	Rated Voltage (VDC)		6.3	10	16	25	50	6.3	10	16	25	35	50	25	35	50	
		Voltage Code		9	8	4	3	1	9	8	4	3	6	5	3	6	5	
		Case Size/Series		C1206C					C1210C						C1812C			

xx<sup>1</sup> Available only in M tolerance.

X5R Dielectric, 4 – 50 VDC (Commercial Grade)  
Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)

**Table 2A – Chip Thickness/Tape & Reel Packaging Quantities**

Thickness Code	Case Size <sup>1</sup>	Thickness ± Range (mm)	Paper Quantity		Plastic Quantity	
			7" Reel	13" Reel	7" Reel	13" Reel
AB	0201	0.30 ± 0.03	15,000	0	0	0
BB	0402	0.50 ± 0.05	10,000	50,000	0	0
BE	0402	0.50 ± 0.15	10,000	40,000	0	0
BF	0402	0.50 ± 0.20	10,000	40,000	0	0
CG	0603	0.80 ± 0.10	4,000	15,000	0	0
CJ	0603	0.80 ± 0.15	4,000	15,000	0	0
CK	0603	0.80 ± 0.20	4,000	15,000	0	0
DN	0805	0.78 ± 0.10	4,000	15,000	0	0
DP	0805	0.90 ± 0.10	4,000	15,000	0	0
DL	0805	0.95 ± 0.10	0	0	4,000	10,000
DE	0805	1.00 ± 0.10	0	0	2,500	10,000
DF	0805	1.10 ± 0.10	0	0	2,500	10,000
DG	0805	1.25 ± 0.15	0	0	2,500	10,000
DU	0805	1.25 ± 0.15*	0	0	3,000	10,000
DH	0805	1.25 ± 0.20	0	0	2,500	10,000
EB	1206	0.78 ± 0.10	0	0	4,000	10,000
EK	1206	0.80 ± 0.10	0	0	2,000	8,000
EC	1206	0.90 ± 0.10	0	0	4,000	10,000
ED	1206	1.00 ± 0.10	0	0	2,500	10,000
EE	1206	1.10 ± 0.10	0	0	2,500	10,000
EF	1206	1.20 ± 0.15	0	0	2,500	10,000
EP	1206	1.20 ± 0.20	0	0	2,500	10,000
EG	1206	1.60 ± 0.15	0	0	2,000	8,000
EH	1206	1.60 ± 0.20	0	0	2,000	8,000
FD	1210	0.95 ± 0.10	0	0	4,000	10,000
FE	1210	1.00 ± 0.10	0	0	2,500	10,000
FF	1210	1.10 ± 0.10	0	0	2,500	10,000
FG	1210	1.25 ± 0.15	0	0	2,500	10,000
FL	1210	1.40 ± 0.15	0	0	2,000	8,000
FH	1210	1.55 ± 0.15	0	0	2,000	8,000
FM	1210	1.70 ± 0.20	0	0	2,000	8,000
FJ	1210	1.85 ± 0.20	0	0	2,000	8,000
FT	1210	1.90 ± 0.20	0	0	2,000	8,000
FK	1210	2.10 ± 0.20	0	0	2,000	8,000
FS	1210	2.50 ± 0.30	0	0	1,000	4,000
GK	1812	1.60 ± 0.20	0	0	1,000	4,000
Thickness Code	Case Size <sup>1</sup>	Thickness ± Range (mm)	7" Reel	13" Reel	7" Reel	13" Reel
			Paper Quantity <sup>1</sup>		Plastic Quantity	

Package quantity based on finished chip thickness specifications.

**X5R Dielectric, 4 – 50 VDC (Commercial Grade)**  
**Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)**

**Table 2B – Bulk Packaging Quantities**

Packaging Type		Loose Packaging	
		Bulk Bag (default)	
Packaging C-Spec <sup>1</sup>		N/A <sup>2</sup>	
Case Size		Packaging Quantities (pieces/unit packaging)	
EIA (in)	Metric (mm)	Minimum	Maximum
0402	1005	1	50,000
0603	1608		
0805	2012		
1206	3216		
1210	3225		
1808	4520		20,000
1812	4532		
1825	4564		
2220	5650		
2225	5664		

<sup>1</sup> The "Packaging C-Spec" is a 4 to 8 digit code which identifies the packaging type and/or product grade. When ordering, the proper code must be included in the 15th through 22nd character positions of the ordering code. See "Ordering Information" section of this document for further details. Commercial Grade product ordered without a packaging C-Spec will default to our standard "Bulk Bag" packaging. Contact KEMET if you require a bulk bag packaging option for Automotive Grade products.

<sup>2</sup> A packaging C-Spec (see note 1 above) is not required for "Bulk Bag" packaging (excluding Anti-Static Bulk Bag and Automotive Grade products). The 15th through 22nd character positions of the ordering code should be left blank. All product ordered without a packaging C-Spec will default to our standard "Bulk Bag" packaging.

**Table 3 – Chip Capacitor Land Pattern Design Recommendations per IPC–7351**

EIA Size Code	Metric Size Code	Density Level A: Maximum (Most) Land Protrusion (mm)					Density Level B: Median (Nominal) Land Protrusion (mm)					Density Level C: Minimum (Least) Land Protrusion (mm)				
		C	Y	X	V1	V2	C	Y	X	V1	V2	C	Y	X	V1	V2
0201	0603	0.38	0.56	0.52	1.80	1.00	0.33	0.46	0.42	1.50	0.80	0.28	0.36	0.32	1.20	0.60
0402	1005	0.50	0.72	0.72	2.20	1.20	0.45	0.62	0.62	1.90	1.00	0.40	0.52	0.52	1.60	0.80
0603	1608	0.90	1.15	1.10	4.00	2.10	0.80	0.95	1.00	3.10	1.50	0.60	0.75	0.90	2.40	1.20
0805	2012	1.00	1.35	1.55	4.40	2.60	0.90	1.15	1.45	3.50	2.00	0.75	0.95	1.35	2.80	1.70
1206	3216	1.60	1.35	1.90	5.60	2.90	1.50	1.15	1.80	4.70	2.30	1.40	0.95	1.70	4.00	2.00
1210	3225	1.60	1.35	2.80	5.65	3.80	1.50	1.15	2.70	4.70	3.20	1.40	0.95	2.60	4.00	2.90
1210 <sup>1</sup>	3225	1.50	1.60	2.90	5.60	3.90	1.40	1.40	2.80	4.70	3.30	1.30	1.20	2.70	4.00	3.00


<sup>1</sup> Only for capacitance values  $\geq 22 \mu\text{F}$

**Density Level A:** For low-density product applications. Recommended for wave solder applications and provides a wider process window for reflow solder processes. KEMET only recommends wave soldering of EIA 0603, 0805 and 1206 case sizes.

**Density Level B:** For products with a moderate level of component density. Provides a robust solder attachment condition for reflow solder processes.

**Density Level C:** For high component density product applications. Before adapting the minimum land pattern variations the user should perform qualification testing based on the conditions outlined in IPC Standard 7351 (IPC–7351).

Image below based on Density Level B for an EIA 1210 case size.



## Soldering Process

### Recommended Soldering Technique:


- Solder wave or solder reflow for EIA case sizes 0603, 0805 and 1206
- All other EIA case sizes are limited to solder reflow only

### Recommended Reflow Soldering Profile:

KEMET's families of surface mount multilayer ceramic capacitors (SMD MLCCs) are compatible with wave (single or dual), convection, IR or vapor phase reflow techniques. Preheating of these components is recommended to avoid extreme thermal stress. KEMET's recommended profile conditions for convection and IR reflow reflect the profile conditions of the IPC/J-STD-020 standard for moisture sensitivity testing. These devices can safely withstand a maximum of three reflow passes at these conditions.

Profile Feature	Termination Finish	
	SnPb	100% Matte Sn
<b>Preheat/Soak</b>		
Temperature Minimum ( $T_{Smin}$ )	100°C	150°C
Temperature Maximum ( $T_{Smax}$ )	150°C	200°C
Time ( $t_s$ ) from $T_{Smin}$ to $T_{Smax}$	60 – 120 seconds	60 – 120 seconds
Ramp-Up Rate ( $T_L$ to $T_p$ )	3°C/second maximum	3°C/second maximum
Liquidous Temperature ( $T_L$ )	183°C	217°C
Time Above Liquidous ( $t_L$ )	60 – 150 seconds	60 – 150 seconds
Peak Temperature ( $T_p$ )	235°C	260°C
Time Within 5°C of Maximum Peak Temperature ( $t_p$ )	20 seconds maximum	30 seconds maximum
Ramp-Down Rate ( $T_p$ to $T_L$ )	6°C/second maximum	6°C/second maximum
Time 25°C to Peak Temperature	6 minutes maximum	8 minutes maximum

Note 1: All temperatures refer to the center of the package, measured on the capacitor body surface that is facing up during assembly reflow.



**Table 4 – Performance & Reliability: Test Methods and Conditions**


Stress	Reference	Test or Inspection Method															
Terminal Strength	JIS-C-6429	Appendix 1, Note: Force of 1.8 kg for 60 seconds.															
Board Flex	JIS-C-6429	Appendix 2, Note: Standard termination system – 2.0 mm (minimum) for all except 3 mm for COG. Flexible termination system – 3.0 mm (minimum).															
Solderability	J-STD-002	Magnification 50 X. Conditions:															
		a) Method B, 4 hours at 155°C, dry heat at 235°C															
		b) Method B at 215°C category 3															
		c) Method D, category 3 at 260°C															
Temperature Cycling	JESD22 Method JA-104	1,000 Cycles (-55°C to +85°C). Measurement at 24 hours +/- 4 hours after test conclusion.															
Biased Humidity	MIL-STD-202 Method 103	Load Humidity: 1,000 hours 85°C/85% RH and rated voltage. Add 100 K ohm resistor. Measurement at 24 hours +/- 4 hours after test conclusion.															
		Low Volt Humidity: 1,000 hours 85°C/85% RH and 1.5 V. Add 100 K ohm resistor. Measurement at 24 hours +/- 4 hours after test conclusion.															
Moisture Resistance	MIL-STD-202 Method 106	t = 24 hours/cycle. Steps 7a and 7b not required. Measurement at 24 hours +/- 4 hours after test conclusion.															
Thermal Shock	MIL-STD-202 Method 107	-55°C/+125°C. Note: Number of cycles required – 300. Maximum transfer time – 20 seconds. Dwell time – 15 minutes. Air – Air.															
High Temperature Life	MIL-STD-202 Method 108 /EIA-198	1,000 hours at 85°C with 2 X rated voltage applied excluding the following:															
		<table border="1"> <thead> <tr> <th>Case Size</th> <th>Capacitance</th> <th>Applied Voltage</th> </tr> </thead> <tbody> <tr> <td>0402</td> <td>≥ 0.22 µF</td> <td rowspan="5">1.5 X</td> </tr> <tr> <td>0603</td> <td>≥ 1.0 µF</td> </tr> <tr> <td>0805</td> <td>≥ 4.7 µF</td> </tr> <tr> <td>1206</td> <td>≥ 2.2 µF</td> </tr> <tr> <td>1210</td> <td>≥ 10 µF</td> </tr> </tbody> </table>		Case Size	Capacitance	Applied Voltage	0402	≥ 0.22 µF	1.5 X	0603	≥ 1.0 µF	0805	≥ 4.7 µF	1206	≥ 2.2 µF	1210	≥ 10 µF
		Case Size	Capacitance	Applied Voltage													
		0402	≥ 0.22 µF	1.5 X													
		0603	≥ 1.0 µF														
		0805	≥ 4.7 µF														
1206	≥ 2.2 µF																
1210	≥ 10 µF																
Storage Life	MIL-STD-202 Method 108	150°C, 0 VDC for 1,000 hours.															
Vibration	MIL-STD-202 Method 204	5 g's for 20 minutes, 12 cycles each of 3 orientations. Note: Use 8" X 5" PCB 0.031" thick 7 secure points on one long side and 2 secure points at corners of opposite sides. Parts mounted within 2" from any secure point. Test from 10 – 2,000 Hz															
Mechanical Shock	MIL-STD-202 Method 213	Figure 1 of Method 213, Condition F.															
Resistance to Solvents	MIL-STD-202 Method 215	Add aqueous wash chemical, OKEM Clean or equivalent.															

## Storage and Handling

Ceramic chip capacitors should be stored in normal working environments. While the chips themselves are quite robust in other environments, solderability will be degraded by exposure to high temperatures, high humidity, corrosive atmospheres, and long term storage. In addition, packaging materials will be degraded by high temperature—reels may soften or warp and tape peel force may increase. KEMET recommends that maximum storage temperature not exceed 40°C and maximum storage humidity not exceed 70% relative humidity. Temperature fluctuations should be minimized to avoid condensation on the parts and atmospheres should be free of chlorine and sulfur bearing compounds. For optimized solderability chip stock should be used promptly, preferably within 1.5 years of receipt.

X5R Dielectric, 4 – 50 VDC (Commercial Grade)  
Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)

Construction (Typical)



# X5R Dielectric, 4 – 50 VDC (Commercial Grade) Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)


## Capacitor Marking (Optional)

These surface mount multilayer ceramic capacitors are normally supplied unmarked. If required, they can be marked as an extra cost option. Marking is available on most KEMET devices, but must be requested using the correct ordering code identifier(s). If this option is requested, two sides of the ceramic body will be laser marked with a “K” to identify KEMET, followed by two characters (per EIA-198 - see table below) to identify the capacitance value. EIA 0603 case size devices are limited to the “K” character only.

Laser marking option is not available on:

- C0G, ultra stable X8R and Y5V dielectric devices.
- EIA 0402 case size devices.
- EIA 0603 case size devices with flexible termination option.
- KPS commercial and automotive grade stacked devices.
- X7R dielectric products in capacitance values outlined below.

Marking appears in legible contrast. Illustrated below is an example of an MLCC with laser marking of “KA8”, which designates a KEMET device with rated capacitance of 100  $\mu$ F. Orientation of marking is vendor optional.



EIA Case Size	Metric Size Code	Capacitance
0603	1608	$\leq 170$ pF
0805	2012	$\leq 150$ pF
1206	3216	$\leq 910$ pF
1210	3225	$\leq 2,000$ pF
1808	4520	$\leq 3,900$ pF
1812	4532	$\leq 6,700$ pF
1825	4564	$\leq 0.018$ $\mu$ F
2220	5650	$\leq 0.027$ $\mu$ F
2225	5664	$\leq 0.033$ $\mu$ F

X5R Dielectric, 4 – 50 VDC (Commercial Grade)  
Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)

Capacitor Marking (Optional) cont.

Capacitance (pF) For Various Alpha/Numeral Identifiers										
Alpha Character	Numeral									
	9	0	1	2	3	4	5	6	7	8
	Capacitance (pF)									
A	0.10	1.0	10	100	1,000	10,000	100,000	1,000,000	10,000,000	100,000,000
B	0.11	1.1	11	110	1,100	11,000	110,000	1,100,000	11,000,000	110,000,000
C	0.12	1.2	12	120	1,200	12,000	120,000	1,200,000	12,000,000	120,000,000
D	0.13	1.3	13	130	1,300	13,000	130,000	1,300,000	13,000,000	130,000,000
E	0.15	1.5	15	150	1,500	15,000	150,000	1,500,000	15,000,000	150,000,000
F	0.16	1.6	16	160	1,600	16,000	160,000	1,600,000	16,000,000	160,000,000
G	0.18	1.8	18	180	1,800	18,000	180,000	1,800,000	18,000,000	180,000,000
H	0.20	2.0	20	200	2,000	20,000	200,000	2,000,000	20,000,000	200,000,000
J	0.22	2.2	22	220	2,200	22,000	220,000	2,200,000	22,000,000	220,000,000
K	0.24	2.4	24	240	2,400	24,000	240,000	2,400,000	24,000,000	240,000,000
L	0.27	2.7	27	270	2,700	27,000	270,000	2,700,000	27,000,000	270,000,000
M	0.30	3.0	30	300	3,000	30,000	300,000	3,000,000	30,000,000	300,000,000
N	0.33	3.3	33	330	3,300	33,000	330,000	3,300,000	33,000,000	330,000,000
P	0.36	3.6	36	360	3,600	36,000	360,000	3,600,000	36,000,000	360,000,000
Q	0.39	3.9	39	390	3,900	39,000	390,000	3,900,000	39,000,000	390,000,000
R	0.43	4.3	43	430	4,300	43,000	430,000	4,300,000	43,000,000	430,000,000
S	0.47	4.7	47	470	4,700	47,000	470,000	4,700,000	47,000,000	470,000,000
T	0.51	5.1	51	510	5,100	51,000	510,000	5,100,000	51,000,000	510,000,000
U	0.56	5.6	56	560	5,600	56,000	560,000	5,600,000	56,000,000	560,000,000
V	0.62	6.2	62	620	6,200	62,000	620,000	6,200,000	62,000,000	620,000,000
W	0.68	6.8	68	680	6,800	68,000	680,000	6,800,000	68,000,000	680,000,000
X	0.75	7.5	75	750	7,500	75,000	750,000	7,500,000	75,000,000	750,000,000
Y	0.82	8.2	82	820	8,200	82,000	820,000	8,200,000	82,000,000	820,000,000
Z	0.91	9.1	91	910	9,100	91,000	910,000	9,100,000	91,000,000	910,000,000
a	0.25	2.5	25	250	2,500	25,000	250,000	2,500,000	25,000,000	250,000,000
b	0.35	3.5	35	350	3,500	35,000	350,000	3,500,000	35,000,000	350,000,000
d	0.40	4.0	40	400	4,000	40,000	400,000	4,000,000	40,000,000	400,000,000
e	0.45	4.5	45	450	4,500	45,000	450,000	4,500,000	45,000,000	450,000,000
f	0.50	5.0	50	500	5,000	50,000	500,000	5,000,000	50,000,000	500,000,000
m	0.60	6.0	60	600	6,000	60,000	600,000	6,000,000	60,000,000	600,000,000
n	0.70	7.0	70	700	7,000	70,000	700,000	7,000,000	70,000,000	700,000,000
t	0.80	8.0	80	800	8,000	80,000	800,000	8,000,000	80,000,000	800,000,000
y	0.90	9.0	90	900	9,000	90,000	900,000	9,000,000	90,000,000	900,000,000

**X5R Dielectric, 4 – 50 VDC (Commercial Grade)  
Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)**

**Tape & Reel Packaging Information**

KEMET offers multilayer ceramic chip capacitors packaged in 8, 12 and 16 mm tape on 7" and 13" reels in accordance with EIA Standard 481. This packaging system is compatible with all tape-fed automatic pick and place systems. See Table 2 for details on reeling quantities for commercial chips.



**Table 5 – Carrier Tape Configuration, Embossed Plastic & Punched Paper (mm)**

EIA Case Size	Tape Size (W)*	Embossed Plastic		Punched Paper	
		7" Reel	13" Reel	7" Reel	13" Reel
		Pitch (P <sub>1</sub> )*		Pitch (P <sub>1</sub> )*	
01005 – 0402	8			2	2
0603	8			4	4
0805	8	4	4	4	4
1206 – 1210	8	4	4	4	4
1805 – 1808	12	4	4		
≥ 1812	12	8	8		
KPS 1210	12	8	8		
KPS 1812 and 2220	16	12	12		
Array 0612	8	4	4		

\*Refer to Figures 1 and 2 for W and P<sub>1</sub> carrier tape reference locations.

\*Refer to Tables 6 and 7 for tolerance specifications.

**Figure 1 – Embossed (Plastic) Carrier Tape Dimensions**



**Table 6 – Embossed (Plastic) Carrier Tape Dimensions**  
Metric will govern

Constant Dimensions – Millimeters (Inches)									
Tape Size	D <sub>0</sub>	D <sub>1</sub> Minimum Note 1	E <sub>1</sub>	P <sub>0</sub>	P <sub>2</sub>	R Reference Note 2	S <sub>1</sub> Minimum Note 3	T Maximum	T <sub>1</sub> Maximum
8 mm	1.5 +0.10/-0.0 (0.059 +0.004/-0.0)	1.0 (0.039)	1.75 ±0.10 (0.069 ±0.004)	4.0 ±0.10 (0.157 ±0.004)	2.0 ±0.05 (0.079 ±0.002)	25.0 (0.984)	0.600 (0.024)	0.600 (0.024)	0.100 (0.004)
12 mm		1.5 (0.059)							
16 mm									
Variable Dimensions – Millimeters (Inches)									
Tape Size	Pitch	B <sub>1</sub> Maximum Note 4	E <sub>2</sub> Minimum	F	P <sub>1</sub>	T <sub>2</sub> Maximum	W Maximum	A <sub>0</sub> , B <sub>0</sub> & K <sub>0</sub>	
8 mm	Single (4 mm)	4.35 (0.171)	6.25 (0.246)	3.5 ±0.05 (0.138 ±0.002)	4.0 ±0.10 (0.157 ±0.004)	2.5 (0.098)	8.3 (0.327)	Note 5	
12 mm	Single (4 mm) and double (8 mm)	8.2 (0.323)	10.25 (0.404)	5.5 ±0.05 (0.217 ±0.002)	8.0 ±0.10 (0.315 ±0.004)	4.6 (0.181)	12.3 (0.484)		
16 mm	Triple (12 mm)	12.1 (0.476)	14.25 (0.561)	7.5 ±0.05 (0.138 ±0.002)	12.0 ±0.10 (0.157 ±0.004)	4.6 (0.181)	16.3 (0.642)		

1. The embossment hole location shall be measured from the sprocket hole controlling the location of the embossment. Dimensions of the embossment location and the hole location shall be applied independently of each other.
2. The tape with or without components shall pass around R without damage (see Figure 6.)
3. If  $S_1 < 1.0$  mm, there may not be enough area for a cover tape to be properly applied (see EIA Standard 481, paragraph 4.3, section b.)
4.  $B_1$  dimension is a reference dimension for tape feeder clearance only.
5. The cavity defined by  $A_0$ ,  $B_0$  and  $K_0$  shall surround the component with sufficient clearance that:
  - (a) the component does not protrude above the top surface of the carrier tape.
  - (b) the component can be removed from the cavity in a vertical direction without mechanical restriction, after the top cover tape has been removed.
  - (c) rotation of the component is limited to 20° maximum for 8 and 12 mm tapes and 10° maximum for 16 mm tapes (see Figure 3.)
  - (d) lateral movement of the component is restricted to 0.5 mm maximum for 8 and 12 mm wide tape and to 1.0 mm maximum for 16 mm tape (see Figure 4.)
  - (e) for KPS product,  $A_0$  and  $B_0$  are measured on a plane 0.3 mm above the bottom of the pocket.
  - (f) see addendum in EIA Standard 481 for standards relating to more precise taping requirements.

**Figure 2 – Punched (Paper) Carrier Tape Dimensions**



**Table 7 – Punched (Paper) Carrier Tape Dimensions**

Metric will govern

Constant Dimensions – Millimeters (Inches)							
Tape Size	$D_0$	$E_1$	$P_0$	$P_2$	$T_1$ Maximum	G Minimum	R Reference Note 2
8 mm	$1.5 +0.10 -0.0$ ( $0.059 +0.004 -0.0$ )	$1.75 \pm 0.10$ ( $0.069 \pm 0.004$ )	$4.0 \pm 0.10$ ( $0.157 \pm 0.004$ )	$2.0 \pm 0.05$ ( $0.079 \pm 0.002$ )	$0.10$ ( $0.004$ ) maximum	$0.75$ ( $0.030$ )	$25$ ( $0.984$ )
Variable Dimensions – Millimeters (Inches)							
Tape Size	Pitch	E2 Minimum	F	$P_1$	T Maximum	W Maximum	$A_0 B_0$
8 mm	Single (4 mm)	$6.25$ ( $0.246$ )	$3.5 \pm 0.05$ ( $0.138 \pm 0.002$ )	$4.0 \pm 0.10$ ( $0.157 \pm 0.004$ )	$1.1$ ( $0.043$ )	$8.3$ ( $0.327$ )	Note 1

- The cavity defined by  $A_0$ ,  $B_0$  and  $T$  shall surround the component with sufficient clearance that:
  - the component does not protrude beyond either surface of the carrier tape.
  - the component can be removed from the cavity in a vertical direction without mechanical restriction, after the top cover tape has been removed.
  - rotation of the component is limited to  $20^\circ$  maximum (see Figure 3.)
  - lateral movement of the component is restricted to  $0.5$  mm maximum (see Figure 4.)
  - see addendum in EIA Standard 481 for standards relating to more precise taping requirements.
- The tape with or without components shall pass around R without damage (see Figure 6.)

## Packaging Information Performance Notes

- Cover Tape Break Force:** 1.0 kg minimum.
- Cover Tape Peel Strength:** The total peel strength of the cover tape from the carrier tape shall be:

Tape Width	Peel Strength
8 mm	0.1 to 1.0 newton (10 to 100 gf)
12 and 16 mm	0.1 to 1.3 newton (10 to 130 gf)


The direction of the pull shall be opposite the direction of the carrier tape travel. The pull angle of the carrier tape shall be 165° to 180° from the plane of the carrier tape. During peeling, the carrier and/or cover tape shall be pulled at a velocity of 300 ±10 mm/minute.

- Labeling:** Bar code labeling (standard or custom) shall be on the side of the reel opposite the sprocket holes. Refer to EIA Standards 556 and 624.

## Figure 3 – Maximum Component Rotation



## Figure 4 – Maximum Lateral Movement



## Figure 5 – Bending Radius



**X5R Dielectric, 4 – 50 VDC (Commercial Grade)**  
**Surface Mount Multilayer Ceramic Chip Capacitors (SMD MLCCs)**

**Figure 6 – Reel Dimensions**



Note: Drive spokes optional; if used, dimensions B and D shall apply.

**Table 8 – Reel Dimensions**

Metric will govern

Constant Dimensions – Millimeters (Inches)				
Tape Size	A	B Minimum	C	D Minimum
8 mm	178 ±0.20 (7.008 ±0.008) or 330 ±0.20 (13.000 ±0.008)	1.5 (0.059)	13.0 +0.5/-0.2 (0.521 +0.02/-0.008)	20.2 (0.795)
12 mm				
16 mm				
Variable Dimensions – Millimeters (Inches)				
Tape Size	N Minimum	W <sub>1</sub>	W <sub>2</sub> Maximum	W <sub>3</sub>
8 mm	50 (1.969)	8.4 +1.5/-0.0 (0.331 +0.059/-0.0)	14.4 (0.567)	Shall accommodate tape width without interference
12 mm		12.4 +2.0/-0.0 (0.488 +0.078/-0.0)	18.4 (0.724)	
16 mm		16.4 +2.0/-0.0 (0.646 +0.078/-0.0)	22.4 (0.882)	

Figure 7 – Tape Leader & Trailer Dimensions




Figure 8 – Maximum Camber



## KEMET Electronics Corporation Sales Offices

For a complete list of our global sales offices, please visit [www.kemet.com/sales](http://www.kemet.com/sales).

---

## Disclaimer

YAGEO Corporation and its affiliates do not recommend the use of commercial or automotive grade products for high reliability applications or manned space flight.

All product specifications, statements, information and data (collectively, the "Information") in this datasheet are subject to change. The customer is responsible for checking and verifying the extent to which the Information contained in this publication is applicable to an order at the time the order is placed. All Information given herein is believed to be accurate and reliable, but it is presented without guarantee, warranty, or responsibility of any kind, expressed or implied.

Statements of suitability for certain applications are based on KEMET Electronics Corporation's ("KEMET") knowledge of typical operating conditions for such applications, but are not intended to constitute – and KEMET specifically disclaims – any warranty concerning suitability for a specific customer application or use. The Information is intended for use only by customers who have the requisite experience and capability to determine the correct products for their application. Any technical advice inferred from this Information or otherwise provided by KEMET with reference to the use of KEMET's products is given gratis, and KEMET assumes no obligation or liability for the advice given or results obtained.



Although KEMET designs and manufactures its products to the most stringent quality and safety standards, given the current state of the art, isolated component failures may still occur. Accordingly, customer applications which require a high degree of reliability or safety should employ suitable designs or other safeguards (such as installation of protective circuitry or redundancies) in order to ensure that the failure of an electrical component does not result in a risk of personal injury or property damage.

Although all product-related warnings, cautions and notes must be observed, the customer should not assume that all safety measures are indicated or that other measures may not be required.

*KEMET is a registered trademark of KEMET Electronics Corporation.*

## Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

-  [View BAT54C-QR on WIN SOURCE](#)
-  [Nexperia USA Inc. Information](#)

## Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management