AFE7950 4T6R RF Sampling AFE with 12GSPS DACs and 3GSPS ADCs

1 Features

- Request full data sheet
- Quad RF sampling 12GSPS transmit DACs
- Quad RF sampling 3GSPS receive ADCs
- Dual RF sampling 3GSPS feedback (auxilliary RX) ADCs
- Maximum RF signal bandwidth:
  - 4TX or 2FB: 1200MHz or 2TX: 2400MHz
  - RX: 1200MHz (no FB), 600MHz (with FB)
- RF frequency range:
  - TX: 600MHz - 12GHz
  - RX/FB: 600MHz -12GHz
- Digital step attenuators (DSA):
  - TX: 40dB range, 0.125dB steps
  - RX or FB: 25dB range, 0.5dB steps
- Single or dual-band DUC or DDCs for TX and RX
- 16x NCOs per TX or RX and FB
- Optional Internal PLL or VCO for DAC or ADC clocks or external clock at DAC or ADC sample rate
- SerDes data interface:
  - JESD204B and JESD204C compatible
  - 8 SerDes transceivers up to 29.5Gbps
  - Subclass 1 multi-device synchronization
- Package: 17mm × 17mm FCBGA, 0.8mm pitch

2 Applications

- Radar
- Seeker front end
- Defense radio
- Tactical communications infrastructure
- Wireless communications test

3 Description

The AFE7950 is a high performance, wide bandwidth multi-channel transceiver, integrating four RF sampling transmitter chains, four RF sampling receiver chains and two RF sampling feedback chains (six RF sampling ADCs total). With operation up to 12 GHz, this device enables direct RF sampling in the L, S, C and X-band frequency ranges without the need for additional frequency conversions stages. This improvement in density and flexibility enables high-channel-count, multi-mission systems.

The TX signal paths support interpolation and digital up conversion options that deliver up to 1200MHz of signal bandwidth for four TX or 2400MHz for two TX. The output of the DUCs drives a 12GSPS DAC (digital to analog converter) with a mixed mode output option to enhance 2nd Nyquist operation. The DAC output includes a variable gain amplifier (TX DSA) with 40-dB range and 1dB analog and 0.125dB digital steps.

Each receiver chain includes a 25dB range DSA (Digital Step Attenuator), followed by a 3GSPS ADC (analog-to-digital converter). Each receiver channel has an analog peak power detector and various digital power detectors to assist an external or internal autonomous automatic gain controller, and RF overload detectors for device reliability protection. Flexible decimation options provide optimization of data bandwidth up to 1200MHz for four RX without FB paths or 600MHz with two FB paths (1200MHz BW each).

Package Information

PART NUMBER	PACKAGE(1)	PACKAGE SIZE(2)
AFE7950	FC-BGA	17mm × 17mm

(1) For more information, see *Mechanical, Packaging, and Orderable Information*.
(2) The package size (length × width) is a nominal value and includes pins, where applicable.

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.



Functional Block Diagram

Copyright © 2025 Texas Instruments Incorporated

Table of Contents

1 Features.....1
2 Applications.....1
3 Description.....1
4 Specifications.....4
4.1 Absolute Maximum Ratings.....4
4.2 ESD Ratings.....5
4.3 Recommended Operating Conditions.....6
4.4 Thermal Information.....6
4.5 Transmitter Electrical Characteristics.....7
4.6 RF ADC Electrical Characteristics.....14
4.7 PLL/VCO/Clock Electrical Characteristics.....18
4.8 Digital Electrical Characteristics.....20
4.9 Power Supply Electrical Characteristics.....21
4.10 Timing Requirements.....27
4.11 Switching Characteristics.....28
4.12 Typical Characteristics.....29
5 Revision History.....134
6 Device and Documentation Support.....136
6.1 Receiving Notification of Documentation Updates..136
6.2 Support Resources.....136
6.3 Trademarks.....136
6.4 Electrostatic Discharge Caution.....136
6.5 Glossary.....136
7 Mechanical, Packaging, and Orderable Information 136

4 Specifications

4.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)[1]

		MIN	MAX	UNIT
Supply Voltage Range	DVDD0P9, VDDT0P9	–0.3	1.2	V
	VDD1P2RX, VDD1P2TXCLK, VDD1P2TXENC, VDD1P2PLL, VDD1P2PLLCLKREF, VDD1P2FB, VDD1P2FBCML, VDD1P2RXCML	–0.3	1.4	V
	VDD1P8RX, VDD1P8RXCLK, VDD1P8TX, VDD1P8TXDAC, VDD1P8TXENC, VDD1P8PLL, VDD1P8PLLVCO, VDD1P8FB, VDD1P8FBCLK, VDD1P8GPIO, VDDA1P8	–0.5	2.1	V
Pin Volatge Range	{1/2/3/4}RXIN+/-	–0.5	VDDRX1P8+0.3	V
	1FBIN+/-, 2FB+/-	–0.5	VDDFB1P8+0.3	V
	{1/2/3/4}TXOUT+/-	–0.5	VDDTX1P8+0.3	V
	REFCLK+/-, SYSREF+/-	–0.3	1.4	V
	{1:8}SRX+/-	–0.3	1.4	V
	{1:8}STX+/-	–0.3	1.4	V
	GPIO{B/C/D/E}x, SPICLK, SPISDIO, SPISDO, SPISEN, RESETZ, BISTB0, BISTB1	–0.5	VDD1P8GPIO + 0.3	V
	IFORCE, VSENSE	–0.3	VDDCLK1P8 + 0.3	V
	SRDAMUX1, SRDAMUX2	–0.3	VDDA1P8+0.3	V
P_{MAX}(xRXIN+/-)	Peak differential RF input power at device pins, f_{IN} = 830 MHz, DSA = 20dB		16.7	dBm
	Peak differential RF input power at device pins, f_{IN} = 1760 MHz, DSA = 20dB		17.0	dBm
	Peak differential RF input power at device pins, f_{IN} = 2610 MHz, DSA = 20dB		18	dBm
	Peak differential RF input power at device pins, f_{IN} = 3610 MHz, DSA = 20dB		18.5	dBm
	Peak differential RF input power at device pins,f_{IN} = 4910 MHz, DSA = 20dB		19.3	dBm
	Peak differential RF input power at device pins,f_{IN} = 8150 MHz, DSA = 20dB		21.3	dBm
	Peak differential RF input power at device pins,f_{IN} = 9610 MHz, DSA = 20dB		23.5	dBm
Peak Input Current	any input		20	mA
T_J	Junction temperature		150	°C
T_{stg}	Storage temperature	–65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Copyright © 2025 Texas Instruments Incorporated

4.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins[(1)]	1000	V
		Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002, all pins	150	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

Copyright © 2025 Texas Instruments Incorporated

4.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
DVDD0P9, VDDT0P9	Supply voltage 0.9V	0.9	0.925	0.95	V
VDD1P2{RX/TXCLK/TXENC/FB/PLL/PLLCLKREF/FBCML/RXCML}	Supply voltage 1.2V	1.15	1.2	1.25	V
VDD1P8{RX/RXCLK/TX/TXDAC/TXENC/PLL/PLLVCO/FB/FBCLK/GPIO}, VDDA1P8	Supply voltage 1.8V	1.75	1.8	1.85	V
T_A	Ambient temperature	–40		85	°C
T_J	Operating Junction Temperature			110[(1)]	°C
	Maximum Operating Junction Temperature	125			°C

(1) Prolonged use at or above this junction temperature can increase the device failure-in-time (FIT) rate. Refer to SBAA403 application note for additional details

4.4 Thermal Information

THERMAL METRIC[(1)]		AFE7950 ABJ or ALK (FC-BGA) 400 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	16.2	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	0.42	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	4.85	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.12	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	4.6	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Copyright © 2025 Texas Instruments Incorporated

4.5 Transmitter Electrical Characteristics

Typical values at T_A = +25°C, full temperature range is $T_{A,MIN}$ = -40°C to $T_{J,MAX}$ = +110°C; TX Input Rate = 491.52MSPS below 6GHz and 1474.56MSPS above 6GHz, f_{DAC} = 11796.48MSPS; PLL clock mode below 6GHz output frequency and External clock mode above 6GHz output frequency; interleave mode for 1st Nyquist, non-interleave mix mode for 2nd Nyquist, nominal power supplies; 1 tone at -1 dBFS; DSA Attenuation =0dB; SerDes rate = 16.22Gbps, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
DAC_{RES}	DAC resolution			14		bits
f_{RFout}	RF output frequency range	f_{DAC} = 12 GSPS, 1st Nyquist	600		6000	MHz
		f_{DAC} = 12 GSPS, 2nd Nyquist	6000		12000	
		f_{DAC} = 9 GSPS, 1st Nyquist	600		4500	
		f_{DAC} = 9 GSPS, 2nd Nyquist	4500		9000	
		f_{DAC} = 6 GSPS, 1st Nyquist	600		3000	
		f_{DAC} =6 GSPS, 2nd Nyquist	3000		6000	
P_{max_FS}	Max Full Scale Output Power, max gain 1 tone, at device pins	f_{out} = 850 MHz, f_{DAC} = 5898.24 MSPS, -0.5dBFS		4.2		dBm
		f_{out} = 1800 MHz, f_{DAC} = 5898.24 MSPS, -0.5dBFS		4.6		dBm
		f_{out} = 2600 MHz, f_{DAC} = 8847.36 MSPS, -0.5dBFS		4.0		dBm
		f_{out} = 3500 MHz, -0.5dBFS		3.9		dBm
		$_{fout}$ = 4900 MHz, -0.5dBFS		3.1		dBm
		f_{out} = 3500 MHz, f_{DAC} = 5898.24 MSPS, -0.5dBFS, straight mode		1.0		dBm
		f_{out} = 4900 MHz, f_{DAC} = 5898.24 MSPS, -0.5dBFS, straight mode		0.1		dBm
		f_{out} = 4900 MHz, f_{DAC} = 8847.36 MSPS, -0.5dBFS, straight mode		-0.7		dBm
		f_{out} = 8100 MHz, -0.1dBFS, mixed mode		-2.8		dBm
		f_{out} = 9600 MHz, -0.1dBFS, mixed mode		-4.3		dBm
R_{TERM}	Output termination resistor	Default setting		50		Ω
ATT_{range}	DSA Attenuation range			40		dB
ATT_{step}	DSA Analog Attenuation step			1.0		dB
	DSA Attenuation step accuracy (DNL)	0 < Atten < 40dB, before calibration		±0.2		dB
	DSA Attenuation step accuracy (DNL)	0 < Atten < 40dB, after calibration		±0.1		dB
$ATT_{phase-err}$	DSA Gain Steps Phase accuracy, any 8dB range	f_{out} = 850MHz(2)		±1		deg
		f_{out} = 1800MHz(2)		±1		deg
		f_{out} =2600MHz(2)		±1		deg
		f_{out} = 3500MHz(2)		±1		
		f_{out} = 4900MHz(2)		±1		deg
		f_{out} = 8100MHz(2)		±2		deg
		f_{out} = 9600MHz(2)		±2		deg
G_{flat}	Gain flatness	any 20MHz		0.1		dB
		600MHz BW, F_{out} < 4.9G		1.2		

4.5 Transmitter Electrical Characteristics (continued)

Typical values at T_A = +25°C, full temperature range is $T_{A,MIN}$ = -40°C to $T_{J,MAX}$ = +110°C; TX Input Rate = 491.52MSPS below 6GHz and 1474.56MSPS above 6GHz, f_{DAC} = 11796.48MSPS; PLL clock mode below 6GHz output frequency and External clock mode above 6GHz output frequency; interleave mode for 1st Nyquist, non-interleave mix mode for 2nd Nyquist, nominal power supplies; 1 tone at -1 dBFS; DSA Attenuation =0dB; SerDes rate = 16.22Gbps, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
IMD3	3rd Order Intermodulation distortion, 2 tones at f_{IF}±10 MHz	f_{out} = 850MHz, -7dBFS each tone		-66		dBc
		f_{out} = 1800MHz, -7dBFS each tone		-63		dBc
		f_{out} = 2600MHz, -7dBFS each tone		-62		dBc
		f_{out} = 3500MHz, -7dBFS each tone		-61		dBc
		f_{out} = 4900MHz, -7dBFS each tone		-57		dBc
		f_{out} = 8100MHz, -7dBFS each tone		-55		dBc
		f_{out} = 9600MHz, -7dBFS each tone		-52		dBc
		f_{out} = 850MHz, -13dBFS each tone		-74.4		dBc
		f_{out} = 1800MHz, -13dBFS each tone		-71.1		dBc
		f_{out} = 2600MHz, -13dBFS each tone		-73		dBc
		f_{out} = 3500MHz, -13dBFS each tone		-72		dBc
		f_{out} = 4900MHz, -13dBFS each tone		-67.8		dBc
		f_{out} = 8100MHz, -13dBFS each tone		-64		dBc
		f_{out} = 9600MHz, -13dBFS each tone		-68		dBc
SFDR	Spurious Free Dynamic Range (within Nyquist zone)	f_{out} = 850 MHz		50.8		dBc
		f_{out} = 1800 MHz		51.9		dBc
		f_{out} = 2600 MHz		42		dBc
		f_{out} = 3500 MHz		44		dBc
		f_{out}= 4900 MHz		46.1		dBc
$f_S/2$ - f_{OUT}	Interleaving Image	f_{DAC} = 5898.24MSPS, interleave mode		-51.9		dBc
		f_{DAC} = 8847.36 MSPS, interleave mode		-46.0		dBc
		f_{DAC} = 11796.48MSPS, interleave mode		-41		dBc
HD2	2nd Harmonic Distortion (within Nyquist zone)	f_{out} = 850 MHz		-49		dBc
		f_{out} = 1800 MHz		-53		dBc
		f_{out} = 2600 MHz		-50		dBc
		f_{out} = 3500 MHz		-48		dBc
		f_{out}= 4900 MHz		-47		dBc
		f_{out}= 8100 MHz		-50		dBc
		f_{out}= 9600 MHz		-53		dBc
		f_{out} = 850 MHz, A_{OUT}=-12dBFS		-60		dBc
		f_{out} = 1800 MHz, A_{OUT}=-12dBFS		-64		dBc
		f_{out} = 2600 MHz, A_{OUT}=-12dBFS		-45		dBc
		f_{out} = 3500 MHz, A_{OUT}=-12dBFS		-57		dBc
		f_{out}= 4900 MHz, A_{OUT}=-12dBFS		-58		dBc
		f_{out}= 8100 MHz, A_{OUT}=-12dBFS		-60		dBc
		f_{out}= 9600 MHz, A_{OUT}=-12dBFS		-62		dBc

Copyright © 2025 Texas Instruments Incorporated

4.5 Transmitter Electrical Characteristics (continued)

Typical values at T_A = +25°C, full temperature range is $T_{A,MIN}$ = -40°C to $T_{J,MAX}$ = +110°C; TX Input Rate = 491.52MSPS below 6GHz and 1474.56MSPS above 6GHz, f_{DAC} = 11796.48MSPS; PLL clock mode below 6GHz output frequency and External clock mode above 6GHz output frequency; interleave mode for 1st Nyquist, non-interleave mix mode for 2nd Nyquist, nominal power supplies; 1 tone at -1 dBFS; DSA Attenuation =0dB; SerDes rate = 16.22Gbps, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
HD3	3rd Harmonic Distortion (within Nyquist zone)	f_{out} = 850 MHz		-62		dBc
		f_{out} = 1800 MHz		-55		dBc
		f_{out} = 2600 MHz		-57		dBc
		f_{out} = 3500 MHz		-60		dBc
		f_{out}= 4900 MHz		-54		dBc
		f_{out}= 8100 MHz		-54		dBc
		f_{out}= 9600 MHz		-56		dBc
		f_{out} = 850 MHz, A_{OUT}=-12dBFS		-80		dBc
		f_{out} = 1800 MHz, A_{OUT}=-12dBFS		-79		dBc
		f_{out} = 2600 MHz, A_{OUT}=-12dBFS		-77		dBc
		f_{out} = 3500 MHz, A_{OUT}=-12dBFS		-77		dBc
		f_{out}= 4900 MHz, A_{OUT}=-12dBFS		-78		dBc
		f_{out}= 8100 MHz, A_{OUT}=-12dBFS		-82		dBc
		f_{out}= 9600 MHz, A_{OUT}=-12dBFS		-80		dBc
HDn, n >= 4	Harmonic Distortion n >= 4 (within Nyquist zone)	f_{out} = 850 MHz		-81		dBc
		f_{out} = 1800 MHz		-88		dBc
		f_{out} = 2600 MHz		-86		dBc
		f_{out} = 3500 MHz		-79		dBc
		f_{out}= 4900 MHz		-86		dBc
		f_{out}= 8100 MHz		-87		dBc
		f_{out}= 9600 MHz		-85		dBc
		f_{out} = 850 MHz, A_{OUT}=-12dBFS		-93		dBc
		f_{out} = 1800 MHz, A_{OUT}=-12dBFS		-98		dBc
		f_{out} = 2600 MHz, A_{OUT}=-12dBFS		-84		dBc
		f_{out} = 3500 MHz, A_{OUT}=-12dBFS		-87		dBc
		f_{out}= 4900 MHz, A_{OUT}=-12dBFS		-87		dBc
		f_{out}= 8100 MHz, A_{OUT}=-12dBFS		-87		dBc
		f_{out}= 9600 MHz, A_{OUT}=-12dBFS		-87		dBc
SFDR +/- 250 MHz	Spurious Free Dynamic Range within +/- 250 MHz	f_{out} = 850 MHz		68.5		dBc
		f_{out} = 1800 MHz		79.4		dBc
		f_{out} = 2600 MHz		77		dBc
		f_{out} = 3500 MHz		75		dBc
		f_{out}= 4900 MHz		76		dBc
		f_{out}= 8100 MHz		61		dBc
		f_{out}= 9600 MHz		64		dBc
$f_S/4$	Fixed Spur	f_{DAC} = 5898.24MSPS		-64		dBFS
		f_{DAC} = 8847.36MSPS		-75		dBFS
		f_{DAC} = 11796.48MSPS		-67		dBFS
$f_S/2$	Fixed Spur	f_{DAC} = 5898.24MSPS		-49		dBFS
		f_{DAC} = 8847.36MSPS		-48		dBFS
		f_{DAC} = 11796.48 MSPS		-48		dBFS

4.5 Transmitter Electrical Characteristics (continued)

Typical values at T_A = +25°C, full temperature range is $T_{A,MIN}$ = -40°C to $T_{J,MAX}$ = +110°C; TX Input Rate = 491.52MSPS below 6GHz and 1474.56MSPS above 6GHz, f_{DAC} = 11796.48MSPS; PLL clock mode below 6GHz output frequency and External clock mode above 6GHz output frequency; interleave mode for 1st Nyquist, non-interleave mix mode for 2nd Nyquist, nominal power supplies; 1 tone at -1 dBFS; DSA Attenuation =0dB; SerDes rate = 16.22Gbps, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$3*f_S/4$	Fixed Spur	2nd Nyquist, f_{DAC} = 5898.24MSPS		-76		dBFS
		2nd Nyquist, f_{DAC} = 8847.36MSPS		-89		dBFS
		2nd Nyquist, f_{DAC} = 11796.48MSPS		-63		dBFS
$ACPR_{1xcarr}$	ACPR - 1 carrier, LTE 20MHz E-TM1.1 carrier f_{out} = 0.85 GHz	Atten=0dB, Pout=-13dBFs		-68.5		dBc
		Atten=20dB,Pout=-13dBFs		-67.2		dBc
		Atten=28dB,Pout=-13dBFs		-64.5		dBc
		Atten=39dB, Pout=-13dBFs		-53.9		dBc
$ACPR_{1xcarr}$	ACPR - 1 carrier, LTE 20MHz E-TM1.1 carrier f_{out} = 1.8425 GHz	Atten=0dB,Pout=-13dBFs		-70.7		dBc
		Atten=20dB, Pout=-13dBFs		-68.3		dBc
		Atten=28dB, Pout=-13dBFs		-62.9		dBc
		Atten=39dB, Pout=-13dBFs		-52.0		dBc
$ACPR_{1xcarr}$	ACPR - 1 carrier, LTE 20MHz E-TM1.1 carrier f_{out} = 2.6 GHz	Atten=0dB, Pout=-13dBFs		-71		dBc
		Atten=20dB, Pout=-13dBFs		-68		dBc
		Atten=28dB, Pout=-13dBFs		-62		dBc
		Atten=39dB, Pout=-13dBFs		-51.3		dBc
$ACPR_{1xcarr}$	ACPR - 1 carrier, LTE 20MHz E-TM1.1 carrier f_{out} = 3.5 GHz	Atten=0dB, Pout=-13dBFs		-70		dBc
		Atten=20dB, Pout=-13dBFs		-67		dBc
		Atten=28dB, Pout=-13dBFs		-60		dBc
		Atten=39dB, Pout=-13dBFs		-49.8		dBc
$ACPR_{1xcarr}$	ACPR - 1 carrier, LTE 20MHz E-TM1.1 carrier f_{out} = 4.9 GHz	Atten=0dB, Pout=-13dBFs		-68.8		dBc
		Atten=20dB, Pout=-13dBFs		-65.9		dBc
		Atten=28dB, Pout=-13dBFs		-60.6		dBc
		Atten=39dB, Pout=-13dBFs		-49.5		dBc
$ACPR_{1xcarr}$	ACPR - 1 carrier, NR 100MHz E-TM1.1 carrier f_{out} = 2.6 GHz	Atten=0dB, Pout=-13dBFs		-65		dBc
		Atten=20dB, Pout=-13dBFs		-62		dBc
		Atten=20dB, Pout=-13dBFs		-55		dBc
		Atten=39dB,Pout=-13dBFs		-44.3		dBc
$ACPR_{1xcarr}$	ACPR - 1 carrier, NR 100MHz E-TM1.1 carrier f_{out} = 3.5 GHz	Atten=0dB, Pout=-13dBFs		-64		dBc
		Atten=20dB, Pout=-13dBFs		-59		dBc
		Atten=28dB, Pout=-13dBFs		-52		dBc
		Atten=39dB, Pout=-13dBFs		-41.1		dBc
$ACPR_{1xcarr}$	ACPR - 1 carrier, NR 100MHz E-TM1.1 carrier f_{out} = 4.9 GHz	Atten=0dB, Pout=-13dBFs		-64.1		dBc
		Atten=20dB, Pout=-13dBFs		-60.4		dBc
		Atten=28dB, Pout=-13dBFs		-53.5		dBc
		Atten=39dB, Pout=-13dBFs		-42.5		dBc
$ACPR_{1xcarr}$	ACPR - 1 carrier, NR 100MHz E-TM1.1 carrier f_{out} = 8.1 GHz	Atten=0dB, Pout=-13dBFs		-58		dBc
		Atten=20dB, Pout=-13dBFs		-53		dBc
		Atten=28dB, Pout=-13dBFs		-46		dBc
		Atten=39dB, Pout=-13dBFs		-36		dBc

Copyright © 2025 Texas Instruments Incorporated

4.5 Transmitter Electrical Characteristics (continued)

Typical values at T_A = +25°C, full temperature range is $T_{A,MIN}$ = -40°C to $T_{J,MAX}$ = +110°C; TX Input Rate = 491.52MSPS below 6GHz and 1474.56MSPS above 6GHz, f_{DAC} = 11796.48MSPS; PLL clock mode below 6GHz output frequency and External clock mode above 6GHz output frequency; interleave mode for 1st Nyquist, non-interleave mix mode for 2nd Nyquist, nominal power supplies; 1 tone at -1 dBFS; DSA Attenuation =0dB; SerDes rate = 16.22Gbps, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$ACPR_{1xcarr}$	ACPR - 1 carrier, NR 100MHz E-TM1.1 carrier f_{out} = 9.6 GHz	Atten=0dB, Pout=-13dBFs		-57		dBc
		Atten=20dB, Pout=-13dBFs		-50		dBc
		Atten=28dB, Pout=-13dBFs		-42		dBc
		Atten=39dB, Pout=-13dBFs		-31		dBc
EVM	Error Vector Magnitude, 1x 20MHz E-TM3.1/3.1a, no ref. clock noise	F_{out} =0.85 GHz, P_{OUT}=-13dBFs		0.2		%
		F_{out} =1.8425 GHz, P_{OUT}=-13dBFs		0.3		%
		F_{out} =2.6 GHz, P_{OUT}=-13dBFs		0.28		%
		F_{out} =3.5 GHz, P_{OUT}=-13dBFs		0.38		%
		F_{out} =4.9 GHz, P_{OUT}=-13dBFs		0.4		%
NSD_{dBFS}	Noise Spectral Density 20MHz offset f_{OUT} = 0.85 GHz	Atten=0dB, f_{DAC} = 5898.24MSPS, Pout=-13dBFs		-157.6		dBFS/Hz
		Atten=20dB, f_{DAC} = 5898.24MSPS, Pout=-13dBFs		-153.3		dBFS/Hz
		Atten=28dB, f_{DAC} = 5898.24MSPS, Pout=-13dBFs		-147.9		dBFS/Hz
		Atten=39dB, f_{DAC} = 5898.24MSPS, Pout=-13dBFs		-136.9		dBFS/Hz
NSD_{dBFS}	Noise Spectral Density 20MHz offset f_{OUT} = 1.8 GHz	Atten=0dB, f_{DAC} = 5898.24MSPS, Pout=-13dBFs		-158.4		dBFS/Hz
		Atten=20dB, f_{DAC} = 5898.24MSPS, Pout=-13dBFs		-152.2		dBFS/Hz
		Atten=28dB, f_{DAC} = 5898.24MSPS, Pout=-13dBFs		-145.6		dBFS/Hz
		Atten=39dB, f_{DAC} = 5898.24MSPS, Pout=-13dBFs		-134.6		dBFS/Hz
NSD_{dBFS}	Noise Spectral Density 20MHz offset f_{OUT} = 2.6 GHz	Atten=0dB, f_{DAC} = 8847.36MSPS, Pout=-13dBFs		-157		dBFS/Hz
		Atten=20dB, f_{DAC} = 8847.36MSPS, Pout=-13dBFs		-151		dBFS/Hz
		Atten=28dB, f_{DAC} = 8847.36MSPS, Pout=-13dBFs		-144		dBFS/Hz
		Atten=39dB, f_{DAC} = 8847.36MSPS, Pout=-13dBFs		-133.0		dBFS/Hz
NSD_{dBFS}	Noise Spectral Density 20MHz offset F_{out} =3.5 GHz	Atten=0dB, Pout=-13dBFs		-158		dBFS/Hz
		Atten=20dB, Pout=-13dBFs		-150		dBFS/Hz
		Atten=28dB, Pout=-13dBFs		-143		dBFS/Hz
		Atten=39dB, Pout=-13dBFs		-131.8		dBFS/Hz

Copyright © 2025 Texas Instruments Incorporated

4.5 Transmitter Electrical Characteristics (continued)

Typical values at T_A = +25°C, full temperature range is $T_{A,MIN}$ = -40°C to $T_{J,MAX}$ = +110°C; TX Input Rate = 491.52MSPS below 6GHz and 1474.56MSPS above 6GHz, f_{DAC} = 11796.48MSPS; PLL clock mode below 6GHz output frequency and External clock mode above 6GHz output frequency; interleave mode for 1st Nyquist, non-interleave mix mode for 2nd Nyquist, nominal power supplies; 1 tone at -1 dBFS; DSA Attenuation =0dB; SerDes rate = 16.22Gbps, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
NSD_{dBFS}	Noise Spectral Density 20MHz offset F_{out} =4.9 GHz	Atten=0dB, Pout=-13dBFs		-155.5		dBFS/Hz
		Atten=20dB, Pout=-13dBFs		-147.8		dBFS/Hz
		Atten=28dB, Pout=-13dBFs		-140.8		dBFS/Hz
		Atten=39dB, Pout=-13dBFs		-129.6		dBFS/Hz
NSD_{dBFS}	Noise Spectral Density 50MHz offset F_{out} =8.1 GHz	Atten=0dB, Pout=-13dBFs		-153		dBFS/Hz
		Atten=20dB, Pout=-13dBFs		-147		dBFS/Hz
		Atten=28dB, Pout=-13dBFs		-140		dBFS/Hz
		Atten=39dB, Pout=-13dBFs		-129		dBFS/Hz
NSD_{dBFS}	Noise Spectral Density 50MHz offset F_{out} =9.6 GHz	Atten=0dB, Pout=-13dBFs		-152		dBFS/Hz
		Atten=20dB, Pout=-13dBFs		-147		dBFS/Hz
		Atten=28dB, Pout=-13dBFs		-140		dBFS/Hz
		Atten=39dB, Pout=-13dBFs		-129		dBFS/Hz
S22	Output Return Loss, <6GHz, +/- fc * 10%	with matching		-17		dB
	Output Return Loss, >8GHz, +/- fc * 10%	with matching		-10		dB
Isolation	Near Channel: 1TXOUT to 2TXOUT or 3TXOUT to 4TXOUT(1)	f_{out} = 900 MHz, f_{DAC} = 8847.36MSPS, straight mode		-49		dB
		f_{out} = 1850 MHz, f_{DAC} = 8847.36MSPS, straight mode		-59		dB
		f_{out} = 2600 MHz, f_{DAC} = 8847.36MSPS, straight mode		-65		dB
		f_{out} = 3500 MHz, f_{DAC} = 8847.36MSPS, straight mode		-66		dB
		f_{out}= 4900 MHz, f_{DAC} = 8847.36MSPS, straight mode		-60		dB
		f_{out} = 900 MHz, f_{DAC} = 8847.36MSPS, straight mode		-90		dB
		f_{out} = 1850 MHz, f_{DAC} = 8847.36MSPS, straight mode		-91		dB
		f_{out} = 2600 MHz, f_{DAC} = 8847.36MSPS, straight mode		-93		dB
		f_{out} = 3500 MHz, f_{DAC} = 8847.36MSPS, straight mode		-94		dB
		f_{out}= 4900 MHz, f_{DAC} = 8847.36MSPS, straight mode		-83		dB

Copyright © 2025 Texas Instruments Incorporated

4.5 Transmitter Electrical Characteristics (continued)

Typical values at T_A = +25°C, full temperature range is $T_{A,MIN}$ = -40°C to $T_{J,MAX}$ = +110°C; TX Input Rate = 491.52MSPS below 6GHz and 1474.56MSPS above 6GHz, f_{DAC} = 11796.48MSPS; PLL clock mode below 6GHz output frequency and External clock mode above 6GHz output frequency; interleave mode for 1st Nyquist, non-interleave mix mode for 2nd Nyquist, nominal power supplies; 1 tone at -1 dBFS; DSA Attenuation =0dB; SerDes rate = 16.22Gbps, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
PN_{TXADD}	Additive Phase Noise External Clock Mode(3)	f_{out} = 9.6GHz, f_{OFFSET} = 100Hz		-88		dBc/Hz
		f_{out} = 9.6GHz, f_{OFFSET} = 1kHz		-102		dBc/Hz
		f_{out} = 9.6GHz, f_{OFFSET} = 10kHz		-110		dBc/Hz
		f_{out} = 9.6GHz, f_{OFFSET} = 100kHz		-123		dBc/Hz
		f_{out} = 9.6GHz, f_{OFFSET} = 1MHz		-136		dBc/Hz
		f_{out} = 9.6GHz, f_{OFFSET} = 10MHz		-143		dBc/Hz
		f_{out} = 9.6GHz, f_{OFFSET} = 100MHz		-146		dBc/Hz

(1) Measured with differential 50 ohm across TxP/M. The DC bias to 1.8V to each TxP/M at each pin remains and is not removed. Other external components on the TX paths are disconnected.
(2) After DSA calibration procedure
(3) Single side band, input clock phase noise subtracted.

4.6 RF ADC Electrical Characteristics

Typical values at T_A = +25°C, full temperature range is $T_{A,MIN}$ = -40°C to $T_{J,MAX}$ = +110°C; RX Output Rate = 491.52MSPS below 6GHz input frequency and 1474.56MSPS above 6GHz input frequency, f_{ADC} = 2949.12MSPS; PLL clock mode with f_{REF} = 491.52MHz below 6GHz input frequency and External clock mode with f_{CLK} = 11796.48MHz above 6GHz input frequency; nominal power supplies; DSA Setting = 4dB below 6GHz and 3dB above 6GHz; SerDes rate =24.33Gbps; unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
ADC_{RES}	ADC resolution			14		bits
F_{RFin}	RF input frequency range		600		12000	MHz
$P_{FS_CW,min}$	Min Full scale input power, at device pins (1)	f_{IN} = 830 MHz, DSA=0dB		-2.9		dBm
		f_{IN} = 1760 MHz, DSA=0dB		-2.8		dBm
		f_{IN} = 2610 MHz, DSA=0dB		-1.8		dBm
		f_{IN} = 3610 MHz, DSA=0dB		-0.4		dBm
		f_{IN} = 4910 MHz, DSA=0dB		0.1		dBm
		f_{IN} = 8150 MHz, DSA=0dB		2.1		dBm
		f_{IN} = 9610 MHz, DSA=0dB		4.3		dBm
S11	Input Return Loss	with matching network		-12.0		dB
ATT_{range}	DSA Attenuation range			25.0		dB
ATT_{step}	DSA Attenuation step			0.5		dB
	DSA Attenuation step accuracy	Delta=Gatt(X)-Gatt(X-1), F_{in}=3610MHz, after calibration		±0.1		dB
	DSA Gain Steps Phase accuracy any 8dB range	F_{in}=3610MHz, after calibration		±0.9		deg
	DSA Gain Steps Phase accuracy any 8dB range	F_{in}=4910MHz, after calibration		±1.8		deg
NSD	Noise Density (small signal)	f_{IN} = 830 MHz, DSA = 3dB(3)		-155.2		dBFS/Hz
		f_{IN} = 1760 MHz, DSA = 3dB(3)		-155.0		dBFS/Hz
		f_{IN} = 2610 MHz, DSA = 3dB(3)		-154.4		dBFS/Hz
		f_{IN} = 3610 MHz, DSA = 3dB(3)		-154.1		dBFS/Hz
		f_{IN} = 4910 MHz, DSA = 3dB(3)		-155.1		dBFS/Hz
		f_{IN} = 8150 MHz, DSA = 3dB(3)		-150		dBFS/Hz
		f_{IN} = 9610 MHz, DSA = 3dB(3)		-151		dBFS/Hz
		f_{IN} = 830 MHz, 3<=Atten<=22		-156.0		dBFS/Hz
		f_{IN} = 1760 MHz, 3<=Atten<=25		-155.8		dBFS/Hz
		f_{IN} = 2610 MHz, 3<=Atten<=25		-155.7		dBFS/Hz
		f_{IN} = 3610 MHz, 3<=Atten<=25		-155.4		dBFS/Hz
		f_{IN} = 4910 MHz, 3<=Atten<=25		-155.8		dBFS/Hz
		f_{IN} = 8150 MHz, 3<=Atten<=25		-152.5		dBFS/Hz
		f_{IN} = 9610 MHz, 3<=Atten<=25		-152.5		dBFS/Hz
NF_{min}	Noise Figure min DSA Atten=0 - 3dB	f_{IN} = 830 MHz		19.1		dB
		f_{IN} = 1760 MHz		19.0		dB
		f_{IN} = 2610 MHz		20.9		dB
		f_{IN} = 3610 MHz		22.8		dB
		f_{IN} = 4910 MHz		22.4		dB
		f_{IN} = 8150 MHz		27.3		dB
		f_{IN} = 9610 MHz		30		dB

Copyright © 2025 Texas Instruments Incorporated

4.6 RF ADC Electrical Characteristics (continued)

Typical values at T_A = +25°C, full temperature range is $T_{A,MIN}$ = -40°C to $T_{J,MAX}$ = +110°C; RX Output Rate = 491.52MSPS below 6GHz input frequency and 1474.56MSPS above 6GHz input frequency, f_{ADC} = 2949.12MSPS; PLL clock mode with f_{REF} = 491.52MHz below 6GHz input frequency and External clock mode with f_{CLK} = 11796.48MHz above 6GHz input frequency; nominal power supplies; DSA Setting = 4dB below 6GHz and 3dB above 6GHz; SerDes rate =24.33Gbps; unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
NF	Noise Figure DSA Atten=4dB	f_{IN} = 830 MHz[4]		20.0		dB
		f_{IN} = 1760 MHz[4]		20.6		dB
		f_{IN} = 2610 MHz[4]		21.9		dB
		f_{IN} = 3610 MHz[4]		23.5		dB
		f_{IN} = 4910 MHz[4]		22.3		dB
		f_{IN} = 8150 MHz[4]		27.9		dB
		f_{IN} = 9610 MHz[4]		30.7		dB
NF_{max}	Noise Figure DSA Atten=20dB	f_{IN} = 830 MHz		34.7		dB
		f_{IN} = 1760 MHz		35.2		dB
		f_{IN} = 2610 MHz		36.0		dB
		f_{IN} = 3610 MHz		37.3		dB
		f_{IN} = 4910 MHz		37.6		dB
		f_{IN} = 8150 MHz		42.8		dB
		f_{IN} = 9610 MHz		45		dB
IMD3	3rd order intermodulation 2 tones at at f_{IN} ± 10MHz -7dBFS each tone	f_{IN} = 840 MHz, 3<=Atten<=12		-82.4		dBc
		f_{IN} = 1770 MHz, 3<=Atten<=12		-84.1		dBc
		f_{IN} = 2610 MHz, 3<=Atten<=12		-74		dBc
		f_{IN} = 3610 MHz, 3<=Atten<=12		-77		dBc
		f_{IN} = 4920 MHz, 3<=Atten<=12		-75.9		dBc
		f_{IN} = 8150 MHz, 3<=Atten<=12, 25MHz tone spacing		-55		dBc
		f_{IN} = 9610 MHz, 3<=Atten<=12, 25MHz tone spacing		-60		dBc
SFDR	Spurious Free Dynamic Range within output bandwidth, A_{IN} = -3 dBFS	f_{IN} = 830 MHz		88.2		dBFS
		f_{IN} = 1760 MHz		80.6		dBFS
		f_{IN} = 2610 MHz		88		dBFS
		f_{IN} = 3610 MHz		84		dBFS
		f_{IN} = 4910 MHz		78.9		dBFS
		f_{IN} = 8150 MHz		78		dBFS
		f_{IN} = 9610 MHz		71		dBFS
HD2	2nd Harmonic Distortion A_{IN} = -3 dBFS[2]	f_{IN} = 830 MHz		-85.5		dBFS
		f_{IN} = 1760 MHz		-90.5		dBFS
		f_{IN} = 2610 MHz		-88		dBFS
		f_{IN} = 3610 MHz		-87		dBFS
		f_{IN} = 4910 MHz		-84.2		dBFS
		f_{IN} = 8150 MHz		-70		dBFS
		f_{IN} = 9610 MHz		-70		dBFS

Copyright © 2025 Texas Instruments Incorporated

4.6 RF ADC Electrical Characteristics (continued)

Typical values at T_A = +25°C, full temperature range is $T_{A,MIN}$ = -40°C to $T_{J,MAX}$ = +110°C; RX Output Rate = 491.52MSPS below 6GHz input frequency and 1474.56MSPS above 6GHz input frequency, f_{ADC} = 2949.12MSPS; PLL clock mode with f_{REF} = 491.52MHz below 6GHz input frequency and External clock mode with f_{CLK} = 11796.48MHz above 6GHz input frequency; nominal power supplies; DSA Setting = 4dB below 6GHz and 3dB above 6GHz; SerDes rate =24.33Gbps; unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
HD3	3rd Harmonic Distortion A_{IN} = -3 dBFS	f_{IN} = 830 MHz		-80.2		dBFS
		f_{IN} = 1760 MHz		-85.3		dBFS
		f_{IN} = 2610 MHz		-86		dBFS
		f_{IN} = 3610 MHz		-78		dBFS
		f_{IN} = 4910 MHz		-75.4		dBFS
		f_{IN} = 8150 MHz		-70		dBFS
		f_{IN} = 9610 MHz		-70		dBFS
HDn, n>3	SFDR excl. HD2 and HD3 A_{IN} = -3 dBFS	f_{IN} = 830 MHz		-88.2		dBFS
		f_{IN} = 1760 MHz		-80.6		dBFS
		f_{IN} = 2610 MHz		-88		dBFS
		f_{IN} = 3610 MHz		-84		dBFS
		f_{IN} = 4910 MHz		-81.7		dBFS
		f_{IN} = 8150 MHz		-78		dBFS
		f_{IN} = 9610 MHz		-78		dBFS
SFDR	Spurious Free Dynamic Range A_{IN} = -13 dBFS 0<=Atten<=16	f_{IN} = 830 MHz		89.2		dBFS
		f_{IN} = 1760 MHz		88.8		dBFS
		f_{IN} = 2610 MHz		95		dBFS
		f_{IN} = 3610 MHz		90		dBFS
		f_{IN} = 4910 MHz		89.8		dBFS
		f_{IN} = 8150 MHz		83		dBFS
		f_{IN} = 9610 MHz		80		dBFS
HD2	2nd Harmonic Distortion A_{IN} = -13 dBFS 0<=Atten<=16	f_{IN} = 830 MHz, with board trim		-79.0		dBFS
		f_{IN} = 1760 MHz, with board trim		-101.6		dBFS
		f_{IN} = 2610 MHz, with board trim		-100		dBFS
		f_{IN} = 3610 MHz, with board trim		-101		dBFS
		f_{IN} = 4910 MHz, with board trim		-99.1		dBFS
		f_{IN} = 8150 MHz, with board trim		-107		dBFS
		f_{IN} = 9610 MHz, with board trim		-107		dBFS
HD3	3rd Harmonic Distortion A_{IN} = -13 dBFS 0<=Atten<=16	f_{IN} = 830 MHz		-95.4		dBFS
		f_{IN} = 1760 MHz		-95.2		dBFS
		f_{IN} = 2610 MHz		-98		dBFS
		f_{IN} = 3610 MHz		-97		dBFS
		f_{IN} = 4910 MHz		-94		dBFS
		f_{IN} = 8150 MHz		-100		dBFS
		f_{IN} = 9610 MHz		-102		dBFS

Copyright © 2025 Texas Instruments Incorporated

4.6 RF ADC Electrical Characteristics (continued)

Typical values at T_A = +25°C, full temperature range is $T_{A,MIN}$ = -40°C to $T_{J,MAX}$ = +110°C; RX Output Rate = 491.52MSPS below 6GHz input frequency and 1474.56MSPS above 6GHz input frequency, f_{ADC} = 2949.12MSPS; PLL clock mode with f_{REF} = 491.52MHz below 6GHz input frequency and External clock mode with f_{CLK} = 11796.48MHz above 6GHz input frequency; nominal power supplies; DSA Setting = 4dB below 6GHz and 3dB above 6GHz; SerDes rate =24.33Gbps; unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
HDn, n>3	SFDR excl. HD2 and HD3 A_{IN} = -13 dBFS 0<=Atten<=16	f_{IN} = 830 MHz		-89.2		dBFS
		f_{IN} = 1760 MHz		-88.8		dBFS
		f_{IN} = 2610 MHz		-95		dBFS
		f_{IN} = 3610 MHz		-90		dBFS
		f_{IN} = 4910 MHz		-90		dBFS
		f_{IN} = 8150 MHz		-83		dBFS
		f_{IN} = 9610 MHz		-80		dBFS
RX-RX Isolation	Near Channel: 1RXIN to 2RXIN 3RXIN to 4RXIN	f_{IN} = 830 MHz		-76.6		dBc
		f_{IN} = 1760 MHz		-70.9		dBc
		f_{IN} = 2610 MHz		-73.5		dBc
		f_{IN} = 3610 MHz		-76.9		dBc
		f_{IN} = 4910 MHz		-65.3		dBc
		f_{IN} = 8150 MHz		-64		dBc
		f_{IN} = 9610 MHz		-60		dBc
TX-FB Isolation	Near Channel: 2TXOUT to 1FBIN 4TXOUT to 2FBIN	f_{IN} = 830 MHz		-84.3		dBc
		f_{IN} = 1760 MHz		-87.7		dBc
		f_{IN} = 2610 MHz		-85		dBc
		f_{IN} = 3610 MHz		-75		dBc
		f_{IN} = 4910 MHz		-81.5		dBc
		f_{IN} = 8150 MHz		-71		dBc
		f_{IN} = 9610 MHz		-69		dBc
TX-RX Isolation	Far Channel: 2TXOUT to 1RXIN 4TXOUT to 3RXIN	f_{IN} = 830 MHz		-85.9		dBc
		f_{IN} = 1760 MHz		-86.9		dBc
		f_{IN} = 2610 MHz		-91		dBc
		f_{IN} = 3610 MHz		-83		dBc
		f_{IN} = 4910 MHz		-81.9		dBc
		f_{IN} = 8150 MHz		-68		dBc
		f_{IN} = 9610 MHz		-68		dBc

(1) The input fullscale at minimum attenuation can be reduce by adding a digital gain range to the DSA, extending the useful range of the DSA. The noise figure remains constant over the digital gain range.
(2) NLE correction of HD2
(3) From DSA = 3dB down to 0dB, NSD increases 1dB per DSA dB
(4) NF increase 1dB per DSA 1dB above DSA = 3dB

Copyright © 2025 Texas Instruments Incorporated

4.7 PLL/VCO/Clock Electrical Characteristics

Typical values at TA = +25°C, full temperature range is $T_{A,MIN}$ = -40°C to $T_{J,MAX}$ = +110°C; Reference clock input frequency 491.52MHz (unless otherwise noted), $f_{DAC} = f_{VCO}$, $f_{OUT} = f_{DAC}/4$, normalized to f_{VCO}.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
f_{VCO1}	VCO1 min frequency				7.2	GHz
	VCO1 max frequency		7.68			GHz
f_{VCO2}	VCO2 min frequency				8.8	GHz
	VCO2 max frequency		9.1			GHz
f_{VCO3}	VCO3 min frequency				9.7	GHz
	VCO3 max frequency		10.24			GHz
f_{VCO4}	VCO4 min frequency				11.6	GHz
	VCO4 max frequency		12.08			GHz
DIV_{DAC}	DAC sample rate divider			1, 2 or 3		
DIV_{FBADC}	ADC sample rate divider from DAC sample rate			1, 2, 3, 4, 6 or 8		
DIV_{RXADC}	ADC sample rate divider			1, 2, 3, 4, 6 or 8		
PN_{VCO}	Closed Loop Phase Noise F_{PLL} = 11.79848 GHz F_{REF}=491.52MHz	600kHz		-113		dBc/Hz
		800kHz		-116		dBc/Hz
		1MHz		-119		dBc/Hz
		1.8MHz		-125		dBc/Hz
		5MHz		-133		dBc/Hz
		50MHz		–141		dBc/Hz
	Closed Loop Phase Noise F_{PLL}=8.84736 GHz F_{REF}=491.52MHz	600kHz		-114		dBc/Hz
		800kHz		–118		dBc/Hz
		1MHz		–120		dBc/Hz
		1.8MHz		–127		dBc/Hz
		5MHz		–135		dBc/Hz
		50MHz		–142		dBc/Hz
	Closed Loop Phase Noise F_{PLL}= 9.8403 GHz F_{REF}=491.52MHz	600kHz		–113		dBc/Hz
		800kHz		–116		dBc/Hz
		1MHz		–119		dBc/Hz
		1.8MHz		–125		dBc/Hz
		5MHz		–134		dBc/Hz
		50MHz		–140		dBc/Hz
	Closed Loop Phase Noise F_{PLL}= 7.86432GHz F_{REF}=491.52MHz	600kHz		–116		dBc/Hz
		800kHz		–119		dBc/Hz
		1MHz		–122		dBc/Hz
		1.8MHz		–127		dBc/Hz
		5MHz		–136		dBc/Hz
		50MHz		–143		dBc/Hz
F_{rms}	Clock PLL integrated phase error[1]	f_{PLL}=11.79848 GHz, [1KHz, 100MHz]		-43.4		dBc/Hz
		f_{PLL}=8.8536 GHz, [1KHz, 100MHz]		-47.6		dBc/Hz
		f_{PLL}=9.8304 GHz, [1KHz, 100MHz]		-46.2		dBc/Hz
f_{PFD}	PFD frequency		100		500	MHz
PN_{pll_flat}	Normalized PLL flat Noise	f_{VCO} = 11796.48MHz		–226.5		dBc/Hz
F_{REF}	Input Clock frequency		0.1		12	GHz

Copyright © 2025 Texas Instruments Incorporated

4.7 PLL/VCO/Clock Electrical Characteristics (continued)

Typical values at TA = +25°C, full temperature range is $T_{A,MIN}$ = -40°C to $T_{J,MAX}$ = +110°C; Reference clock input frequency 491.52MHz (unless otherwise noted), $f_{DAC} = f_{VCO}$, $f_{OUT} = f_{DAC}/4$, normalized to f_{VCO}.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{SS}	Input Clock level		0.6		1.8	Vppdiff
Coupling				AC Coupling Only		
	REFCLK input impedance[(2)]	Parallel resistance		100		Ω
		Parallel capacitance		0.5		pF

(1) Single Sideband, not including the reference clock contribution
(2) Refer to S11 data available from TI for impedance vs frequency

4.8 Digital Electrical Characteristics

Typical values at TA = +25°C, full temperature range is $T_{A,MIN}$ = -40°C to $T_{J,MAX}$ = +110°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
CML SerDes Inputs [8:1]SRX+/-						
V_{SRDIFF}	SerDes Receiver Input Amplitude	differential	100		1200	mVpp
V_{SRCOM}	SerDes Input Common Mode		0.4	0.5	0.6	V
Z_{SRdiff}	SerDes Internal Differential Termination(1)			100		Ω
F_{SerDes}	SerDes Bit Rate	Full rate mode	19		29.5	Gbps
		Half rate mode	9.5		16.25	Gbps
		Quarter rate mode	4.75		8.125	Gbps
	Insertion Loss Tolerance(2)	Serdes supply = 1.8V		25		dB
TJ	Total Jitter Tolerance				0.42	UI
CML SerDes Outputs [8:1]STX+/-						
V_{STDIFF}	SerDes Transmitter Output Amplitude	differential	500		1000	mVpp
V_{STCOM}	SerDes Output Common Mode		0.4	0.45	0.55	V
Z_{STdiff}	SerDes Output Impedance			100		Ω
TRF	Output rise and fall time	20-80%	8			ps
TEQS	Equalization range				7	dB
TTJ	Output total jitter				0.21	UI
CMOS I/O: GPIO{B/C/D/E}x, SPICLK, SPISDIO, SPISDO, SPISEN, RESETZ, BISTB0, BISTB1						
V_{IH}	High-Level Input Voltage		0.6×VDD1 P8GPIO			V
V_{IL}	Low-Level Input Voltage				0.4×VDD1 P8GPIO	V
I_{IH}	High-Level Input Current		–250		250	µA
I_{IL}	Low-Level Input Current		–250		250	µA
C_L	CMOS input capacitance			2		pF
V_{OH}	High-Level Ouput Voltage		VDD1P8G PIO–0.2			V
V_{OL}	Low-Level Output Voltage				0.2	V
Differential Inputs: SYSREF+/- Mode A						
$Clock_{MODE}$				PLL Clock Mode Only		
$F_{SYSREFMAX}$	SYSREF Input Frequency Maximum			40		MHz
$V_{SWINGSRMAX}$	SYSREF Input Swing Maximum			1.8		Vppdiff(3)
$V_{SWINGSRMIN}$	SYSREF Input Swing Minimum	f_{REF} < 500MHz		0.3		Vppdiff(3)
$V_{SWINGSRMIN}$	SYSREF Input Swing Minimum	f_{REF} > 500MHz		0.6		Vppdiff(3)
$V_{COMSRMAX}$	SYSREF Input Common Mode Voltage Maximum			0.8		V
$V_{COMSRMIN}$	SYSREF Input Common Mode Voltage Minimum			0.6		V
Z_T	Input termination	differential		100 (1)		Ω
C_L	Input capacitance	Each pin to GND		0.5		pF
LVDS Inputs: 0SYNCIN+/- and 1SYNCIN+/-						
V_{ICOM}	Input Common Voltage			1.2		V
V_{ID}	Differential Input Voltage swing			450		Vppdiff(3)

Copyright © 2025 Texas Instruments Incorporated

4.8 Digital Electrical Characteristics (continued)

Typical values at TA = +25°C, full temperature range is $T_{A,MIN}$ = -40°C to $T_{J,MAX}$ = +110°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Z_T	Input termination	differential		100		Ω
LVDS Outputs: 0SYNCOUT+/- and 1SYNCOUT+/-						
V_{OCOM}	Output Common Voltage			1.2		V
V_{OD}	Differential Output Voltage swing			500		Vppdiff(3)
Z_T	Internal Termination			100		Ω

(1) SYSREF termination is programmable between 100Ω, 150Ω and 300Ω
(2) Loss tolerance is bump to bump from STX to SRX
(3) Vppdiff is the difference between the maximum differential voltage (positive value) and minimum differential voltage (negative value).

4.9 Power Supply Electrical Characteristics

Typical values at T_A = +25°C, full temperature range is $T_{A,MIN}$ = -40°C to $T_{J,MAX}$ = +110°C; TX Input Rate = 491.52MSPS, f_{DAC} = 8847.36MSPS interleave mode; f_{ADC} = 2949.12MSPS; nominal power supplies; 1 tone at -1 dBFS; DSA Attenuation =0dB; SerDes rate = 24.33Gbps; unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_{VDD1P8}	Group 3A: VDD1P8FB + VDD1P8RX + VDD1P8TX	Mode 1: 4T2F - FDD FB 100% on, no RX TX/FB Rate: 491.52 Msps Single Band: 12x Int, FB 6x Dec f_{DAC} = 5898.24 SPS f_{ADC} = 2949.12MSPS f_{TX} = 1.85 GHz 64/66 coding, 16.22Gbps TX: 4-8-4-1, FB: 2-4-4-1		948.2		mA
	Group 3B: VDD1P8FBCLK + VDD1P8RXCLK + VDD1P8TXDAC+ VDD1P8GPIO + VDDA1P8			533.7		mA
	Group 3C: VDD1P8PLL + VDD1P8PLLVCO			77.3		mA
I_{VDD1P2}	Group 2A: VDD1P2FB + VDD1P2RX			299.4		mA
	Group 2B: VDD1P2TXCLK + VDD1P2TXENC			804.5		mA
	Group 2C: VDD1P2FBCML + VDD1P2RXCML + VDD1P2PLLCLKREF			49.1		mA
I_{VDD0P9}	Group 1A: DVDD0P9 + VDDT0P9			2041.3		mA
P_{diss}	Power Dissipation			6027.1		mW
I_{VDD1P8}	Group 3A: VDD1P8FB + VDD1P8RX + VDD1P8TX	Mode 2: 4T4R - TDD 1F shared with RX TX 75%, RX 25%, FB 75% Dual Band: 12x Int, FB 6x Dec, RX 24x Dec TX/FB Rate 491.52 Msps RX Rate 122.88 Msps f_{DAC} = 8847.36MSPS f_{ADC} = 2949.12MSPS f_{OUT}=f_{IN}= 1.9, 2.6 GHz 64/66 coding, 16.22Gbps TX: 8-16-4-1, FB: 2-4-4-1, RX: 2-16-16-1		820.4		mA
	Group 3B: VDD1P8FBCLK + VDD1P8RXCLK + VDD1P8TXDAC+ VDD1P8GPIO + VDDA1P8			735.2		mA
	Group 3C: VDD1P8PLL + VDD1P8PLLVCO			74.4		mA
I_{VDD1P2}	Group 2A: VDD1P2FB + VDD1P2RX			289.0		mA
	Group 2B: VDD1P2TXCLK + VDD1P2TXENC			822.0		mA
	Group 2C: VDD1P2FBCML + VDD1P2RXCML + VDD1P2PLLCLKREF			45.6		mA
I_{VDD0P9}	Group 1A: DVDD0P9 + VDDT0P9			2263.8		mA
P_{diss}	Power Dissipation			6359.2		mW

4.9 Power Supply Electrical Characteristics (continued)

Typical values at T_A = +25°C, full temperature range is $T_{A,MIN}$ = -40°C to $T_{J,MAX}$ = +110°C; TX Input Rate = 491.52MSPS, f_{DAC} = 8847.36MSPS interleave mode; f_{ADC} = 2949.12MSPS; nominal power supplies; 1 tone at -1 dBFS; DSA Attenuation =0dB; SerDes rate = 24.33Gbps; unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_{VDD1P8}	Group 3A: VDD1P8FB + VDD1P8RX + VDD1P8TX	Mode 3: 4T4R2F - FDD FB 100% on TX Dual Band: 12x Int, FB 6x Dec RX Dual Band: RX 24x TX/FB Rate 491.52 Msps RX Rate 122.88 Msps f_{DAC} = 11796.48 MSPS f_{ADC} = 2949.12 MSPS f_{TX} = 1.85 + 2.15 GHz f_{RX} = 1.75 + 1.88 GHz 64/66 coding, 16.22Gbps TX: 8-16-4-1, FB: 2-4-4-1, RX: 2-16-16-1		1668.6		mA
	Group 3B: VDD1P8FBCLK + VDD1P8RXCLK + VDD1P8TXDAC+ VDD1P8GPIO + VDDA1P8			965.1		mA
	Group 3C: VDD1P8PLL + VDD1P8PLLVCO			77.6		mA
I_{VDD1P2}	Group 2A: VDD1P2FB + VDD1P2RX			893.4		mA
	Group 2B: VDD1P2TXCLK + VDD1P2TXENC			879.5		mA
	Group 2C: VDD1P2FBCML + VDD1P2RXCML + VDD1P2PLLCLKREF			50.7		mA
I_{VDD0P9}	Group 1A: DVDD0P9 + VDDT0P9			3826.9		mA
P_{diss}	Power Dissipation			10513.0		mW
I_{VDD1P8}	Group 3A: VDD1P8FB + VDD1P8RX + VDD1P8TX	Mode 4: 4T4R2F - FDD FB 100% on 7.5 GSPS DAC, 2.5 GSPS ADC Single Band: 15x Int, FB 5x Dec Dual Band: RX 20x TX/FB Rate 491.52 Msps RX Rate 122.88 Msps f_{DAC} = 7372.8 MSPS f_{ADC} = 2457.6 MSPS f_{TX} = 1.85 + 2.15 GHz f_{RX} = 1.75 + 1.88 GHz 64/66 coding, 16.22Gbps TX: 4-8-4-1, FB: 2-4-4-1, RX: 2-16-16-1		1611.5		mA
	Group 3B: VDD1P8FBCLK + VDD1P8RXCLK + VDD1P8TXDAC+ VDD1P8GPIO + VDDA1P8			694.5		mA
	Group 3C: VDD1P8PLL + VDD1P8PLLVCO			72.8		mA
I_{VDD1P2}	Group 2A: VDD1P2FB + VDD1P2RX			768.5		mA
	Group 2B: VDD1P2TXCLK + VDD1P2TXENC			940.5		mA
	Group 2C: VDD1P2FBCML + VDD1P2RXCML + VDD1P2PLLCLKREF			45.5		mA
I_{VDD0P9}	Group 1A: DVDD0P9 + VDDT0P9			3000.5		mA
P_{diss}	Power Dissipation			9087.4		mW
I_{VDD1P8}	Group 3A: VDD1P8FB + VDD1P8RX + VDD1P8TX	Mode 5: 4T4R - TDD 1F shared with RX TX 75%, RX 25%, FB 75% Single Band: 12x Int, FB 3x Dec, RX 6x Dec TX/FB Rate = 983.04 Msps RX Rate 491.52 Msps f_{DAC} = 11796.48 MSPS f_{ADC} = 2949.12 MSPS f_{TX} = 3.5 GHz f_{RX} =3.5 GHz 64/66 coding, 16.22Gbps TX: 8-8-2-1, FB: 4-4-4-2, RX: 4-8-4-1		821.8		mA
	Group 3B: VDD1P8FBCLK + VDD1P8RXCLK + VDD1P8TXDAC+ VDD1P8GPIO + VDDA1P8			808.5		mA
	Group 3C: VDD1P8PLL + VDD1P8PLLVCO			77.4		mA
I_{VDD1P2}	Group 2A: VDD1P2FB + VDD1P2RX			289.5		mA
	Group 2B: VDD1P2TXCLK + VDD1P2TXENC			682.0		mA
	Group 2C: VDD1P2FBCML + VDD1P2RXCML + VDD1P2PLLCLKREF			49.0		mA
I_{VDD0P9}	Group 1A: DVDD0P9 + VDDT0P9			2123.3		mA
P_{diss}	Power Dissipation			6209.3		mW

Copyright © 2025 Texas Instruments Incorporated

4.9 Power Supply Electrical Characteristics (continued)

Typical values at T_A = +25°C, full temperature range is $T_{A,MIN}$ = -40°C to $T_{J,MAX}$ = +110°C; TX Input Rate = 491.52MSPS, f_{DAC} = 8847.36MSPS interleave mode; f_{ADC} = 2949.12MSPS; nominal power supplies; 1 tone at -1 dBFS; DSA Attenuation =0dB; SerDes rate = 24.33Gbps; unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_{VDD1P8}	Group 3A: VDD1P8FB + VDD1P8RX + VDD1P8TX	Mode 7a: TDD 4T1FB (RX iin Standby) TX 9G and FB 3G -16bit: 368.64M; DSA = 6dB, non-interleave mode RX 3G : 368.64M. 16 bit, Standby Serdes: 25gbps) -> 2 lanes for Rx/FB (lane shared) and 2lanes for Tx		658.1		mA
	Group 3B: VDD1P8FBCLK + VDD1P8RXCLK + VDD1P8TXDAC+ VDD1P8GPIO + VDDA1P8			431.1		mA
	Group 3C: VDD1P8PLL + VDD1P8PLLVCO			75.3		mA
I_{VDD1P2}	Group 2A: VDD1P2FB + VDD1P2RX			189.2		mA
	Group 2B: VDD1P2TXCLK + VDD1P2TXENC			1041.1		mA
	Group 2C: VDD1P2FBCML + VDD1P2RXCML + VDD1P2PLLCLKREF			39.0		mA
I_{VDD0P9}	Group 1A: DVDD0P9 + VDDT0P9			2208.7		mA
P_{diss}	Power Dissipation			5607.0		mW
I_{VDD1P8}	Group 3A: VDD1P8FB + VDD1P8RX + VDD1P8TX	Mode 7b: TDD 4R (TX in Standby) TX 9G and FB 3G -16bit: 368.64M; DSA = 6dB, , non-interleave mode, Standby RX 3G : 368.64M. 16 bit Serdes: 25gbps) -> 2 lanes for Rx/FB (lane shared) and 2lanes for Tx		789.5		mA
	Group 3B: VDD1P8FBCLK + VDD1P8RXCLK + VDD1P8TXDAC+ VDD1P8GPIO + VDDA1P8			471.3		mA
	Group 3C: VDD1P8PLL + VDD1P8PLLVCO			73.4		mA
I_{VDD1P2}	Group 2A: VDD1P2FB + VDD1P2RX			599.3		mA
	Group 2B: VDD1P2TXCLK + VDD1P2TXENC			169.6		mA
	Group 2C: VDD1P2FBCML + VDD1P2RXCML + VDD1P2PLLCLKREF			39.1		mA
I_{VDD0P9}	Group 1A: DVDD0P9 + VDDT0P9			1645.3		mA
P_{diss}	Power Dissipation			4851.9		mW
I_{VDD1P8}	Group 3A: VDD1P8FB + VDD1P8RX + VDD1P8TX	Mode 7c: TDD 4T4R1FB TX 9G and FB 3G -16bit: 368.64M; DSA = 6dB, , non-interleave mode, 75% on RX 3G : 368.64M. 16 bit 25% on Serdes: 25gbps) -> 2 lanes for Rx/FB (lane shared) and 2lanes for Tx		691.0		mA
I_{VDD1P8}	Group 3B: VDD1P8FBCLK + VDD1P8RXCLK + VDD1P8TXDAC+ VDD1P8GPIO + VDDA1P8			441.2		mA
I_{VDD1P8}	Group 3C: VDD1P8PLL + VDD1P8PLLVCO			74.8		mA
I_{VDD1P2}	Group 2A: VDD1P2FB + VDD1P2RX			291.7		mA
I_{VDD1P2}	Group 2B: VDD1P2TXCLK + VDD1P2TXENC			823.2		mA
I_{VDD1P2}	Group 2C: VDD1P2FBCML + VDD1P2RXCML + VDD1P2PLLCLKREF			39.0		mA
I_{VDD0P9}	Group 1A: DVDD0P9 + VDDT0P9			2067.9		mA
P_{diss}	Power Dissipation			5418.2		mW

Copyright © 2025 Texas Instruments Incorporated

4.9 Power Supply Electrical Characteristics (continued)

Typical values at T_A = +25°C, full temperature range is $T_{A,MIN}$ = -40°C to $T_{J,MAX}$ = +110°C; TX Input Rate = 491.52MSPS, f_{DAC} = 8847.36MSPS interleave mode; f_{ADC} = 2949.12MSPS; nominal power supplies; 1 tone at -1 dBFS; DSA Attenuation =0dB; SerDes rate = 24.33Gbps; unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_{VDD1P8}	Group 3A: VDD1P8FB + VDD1P8RX + VDD1P8TX	Mode 7d: FDD 4T4R1FB TX 9G and FB 3G -16bit: 368.64M; DSA = 6dB, , non-interleave mode, RX 3G : 368.64M. 16 bit Serdes: 25gbps) -> 2 lanes for Rx/FB (lane shared) and 2lanes for Tx		1283.8		mA
I_{VDD1P8}	Group 3B: VDD1P8FBCLK + VDD1P8RXCLK + VDD1P8TXDAC+ VDD1P8GPIO + VDDA1P8			752.0		mA
I_{VDD1P8}	Group 3C: VDD1P8PLL + VDD1P8PLLVCO			74.6		mA
I_{VDD1P2}	Group 2A: VDD1P2FB + VDD1P2RX			750.5		mA
I_{VDD1P2}	Group 2B: VDD1P2TXCLK + VDD1P2TXENC			1077.6		mA
I_{VDD1P2}	Group 2C: VDD1P2FBCML + VDD1P2RXCML + VDD1P2PLLCLKREF			47.7		mA
I_{VDD0P9}	Group 1A: DVDD0P9 + VDDT0P9			2695.5		mA
P_{diss}	Power Dissipation			8475.5		mW
I_{VDD1P8}	Group 3A: VDD1P8FB + VDD1P8RX + VDD1P8TX	Mode 8: same configuration as mode 7, Sleep Mode. SLEEP pin is pull high.		20.3		mA
	Group 3B: VDD1P8FBCLK + VDD1P8RXCLK + VDD1P8TXDAC+ VDD1P8GPIO + VDDA1P8			292.8		mA
	Group 3C: VDD1P8PLL + VDD1P8PLLVCO			12.6		mA
I_{VDD1P2}	Group 2A: VDD1P2FB + VDD1P2RX			4.6		mA
	Group 2B: VDD1P2TXCLK + VDD1P2TXENC			54.3		mA
	Group 2C: VDD1P2FBCML + VDD1P2RXCML + VDD1P2PLLCLKREF			15.3		mA
I_{VDD0P9}	Group 1A: DVDD0P9 + VDDT0P9			313.1		mA
P_{diss}	Power Dissipation			956.8		mW
I_{VDD1P8}	Group 3A: VDD1P8FB + VDD1P8RX + VDD1P8TX	Mode 9: 4T4R2F - FDD FB 100% on TX Single Band: 24x Int, FB 12x Dec RX Single Band: RX 24x TX/FB Rate 245.76 Msps RX Rate 122.88 Msps f_{DAC} = 5898.24 MSPS f_{ADC} = 2949.12 MSPS f_{TX} = 0.85 GHz f_{RX} = 0.8 GHz 8/10 coding, 9.8304Gbps TX: 4-8-4-1, FB: 2-4-4-1, RX: 2-8-8-1		1593.2		mA
	Group 3B: VDD1P8FBCLK + VDD1P8RXCLK + VDD1P8TXDAC+ VDD1P8GPIO + VDDA1P8			840.6		mA
	Group 3C: VDD1P8PLL + VDD1P8PLLVCO			77.3		mA
I_{VDD1P2}	Group 2A: VDD1P2FB + VDD1P2RX			905.0		mA
	Group 2B: VDD1P2TXCLK + VDD1P2TXENC			817.7		mA
	Group 2C: VDD1P2FBCML + VDD1P2RXCML + VDD1P2PLLCLKREF			52.1		mA
I_{VDD0P9}	Group 1A: DVDD0P9 + VDDT0P9			2405.2		mA
P_{diss}	Power Dissipation			8814.3		mW

Copyright © 2025 Texas Instruments Incorporated

4.9 Power Supply Electrical Characteristics (continued)

Typical values at T_A = +25°C, full temperature range is $T_{A,MIN}$ = -40°C to $T_{J,MAX}$ = +110°C; TX Input Rate = 491.52MSPS, f_{DAC} = 8847.36MSPS interleave mode; f_{ADC} = 2949.12MSPS; nominal power supplies; 1 tone at -1 dBFS; DSA Attenuation =0dB; SerDes rate = 24.33Gbps; unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_{VDD1P8}	Group 3A: VDD1P8FB + VDD1P8RX + VDD1P8TX	Mode 10: 4T4R2F - FDD FB 100% on TX Single Band: 18x Int, FB 6x Dec RX Single Band: RX 12x TX/FB Rate 491.52 Msps RX Rate 245.76 Msps f_{DAC} = 8847.36 MSPS f_{ADC} = 2949.12 MSPS f_{TX} = 1.85 GHz f_{RX} = 1.75 GHz 8/10 coding, 9.8304Gbps TX: 8-8-2-1, FB: 4-4-2-1, RX: 4-8-4-1		1626.2		mA
	Group 3B: VDD1P8FBCLK + VDD1P8RXCLK + VDD1P8TXDAC+ VDD1P8GPIO + VDDA1P8			976.4		mA
	Group 3C: VDD1P8PLL + VDD1P8PLLVCO			74.6		mA
I_{VDD1P2}	Group 2A: VDD1P2FB + VDD1P2RX			902.7		mA
	Group 2B: VDD1P2TXCLK + VDD1P2TXENC			1111.9		mA
	Group 2C: VDD1P2FBCML + VDD1P2RXCML + VDD1P2PLLCLKREF			48.0		mA
I_{VDD0P9}	Group 1A: DVDD0P9 + VDDT0P9			3578.9		mA
P_{diss}	Power Dissipation			10515.0		mW
I_{VDD1P8}	Group 3A: VDD1P8FB + VDD1P8RX + VDD1P8TX	Mode 11a: TDD 4T1FB (RX in Standby) Single Band: 8x Int, FB 2x Dec, RX uses FB TX/FB/RX Rate = 1474.56 Msps f_{DAC} = 11796.48 MSPS f_{ADC} = 2949.12 MSPS f_{TX} = f_{RX} = 8 GHz 64/66 coding, 24.33 Gbps TX: 8-8-2-1, FB/RX: 4-4-4-2		800		mA
	Group 3B: VDD1P8FBCLK + VDD1P8RXCLK + VDD1P8TXDAC+ VDD1P8GPIO + VDDA1P8			840		mA
	Group 3C: VDD1P8PLL + VDD1P8PLLVCO			73		mA
I_{VDD1P2}	Group 2A: VDD1P2FB + VDD1P2RX			190		mA
	Group 2B: VDD1P2TXCLK + VDD1P2TXENC			1440		mA
	Group 2C: VDD1P2FBCML + VDD1P2RXCML + VDD1P2PLLCLKREF			75		mA
I_{VDD0P9}	Group 1A: DVDD0P9 + VDDT0P9			3070		mA
P_{diss}	Power Dissipation			8010		mW
I_{VDD1P8}	Group 3A: VDD1P8FB + VDD1P8RX + VDD1P8TX	Mode 11b: TDD 4R (TX in Standby) Single Band: 8x Int, FB 2x Dec, RX uses FB TX/FB/RX Rate = 1474.56 Msps f_{DAC} = 11796.48 MSPS f_{ADC} = 2949.12 MSPS f_{TX} = f_{RX} = 8 GHz 64/66 coding, 24.33 Gbps TX: 8-8-2-1, FB/RX: 4-4-4-2		750		mA
	Group 3B: VDD1P8FBCLK + VDD1P8RXCLK + VDD1P8TXDAC+ VDD1P8GPIO + VDDA1P8			890		mA
	Group 3C: VDD1P8PLL + VDD1P8PLLVCO			72		mA
I_{VDD1P2}	Group 2A: VDD1P2FB + VDD1P2RX			610		mA
	Group 2B: VDD1P2TXCLK + VDD1P2TXENC			280		mA
	Group 2C: VDD1P2FBCML + VDD1P2RXCML + VDD1P2PLLCLKREF			72		mA
I_{VDD0P9}	Group 1A: DVDD0P9 + VDDT0P9			2360		mA
P_{diss}	Power Dissipation			6460		mW

Copyright © 2025 Texas Instruments Incorporated

4.9 Power Supply Electrical Characteristics (continued)

Typical values at T_A = +25°C, full temperature range is $T_{A,MIN}$ = -40°C to $T_{J,MAX}$ = +110°C; TX Input Rate = 491.52MSPS, f_{DAC} = 8847.36MSPS interleave mode; f_{ADC} = 2949.12MSPS; nominal power supplies; 1 tone at -1 dBFS; DSA Attenuation =0dB; SerDes rate = 24.33Gbps; unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_{VDD1P8}	Group 3A: VDD1P8FB + VDD1P8RX + VDD1P8TX	Mode 11c: TDD 4T4R1FB average TX/FB: 75%, RX 25% Single Band: 8x Int, FB 2x Dec, RX uses FB TX/FB/RX Rate = 1474.56 Msps f_{DAC} = 11796.48 MSPS f_{ADC} = 2949.12 MSPS f_{TX} = f_{RX} = 8 GHz 64/66 coding, 24.33 Gbps TX: 8-8-2-1, FB/RX: 4-4-4-2		790		mA
	Group 3B: VDD1P8FBCLK + VDD1P8RXCLK + VDD1P8TXDAC+ VDD1P8GPIO + VDDA1P8			850		mA
	Group 3C: VDD1P8PLL + VDD1P8PLLVCO			73		mA
I_{VDD1P2}	Group 2A: VDD1P2FB + VDD1P2RX			300		mA
	Group 2B: VDD1P2TXCLK + VDD1P2TXENC			1150		mA
	Group 2C: VDD1P2FBCML + VDD1P2RXCML + VDD1P2PLLCLKREF			75		mA
I_{VDD0P9}	Group 1A: DVDD0P9 + VDDT0P9			2890		mA
P_{diss}	Power Dissipation			7620		mW
I_{VDD1P8}	Group 3A: VDD1P8FB + VDD1P8RX + VDD1P8TX	Mode 11d: FDD 4T4R Single Band: 8x Int, RX uses FB TX/FB/RX Rate = 1474.56 Msps f_{DAC} = 11796.48 MSPS f_{ADC} = 2949.12 MSPS f_{TX} = f_{RX} = 8 GHz 64/66 coding, 24.33 Gbps TX: 8-8-2-1, FB/RX: 4-4-4-2		1260		mA
	Group 3B: VDD1P8FBCLK + VDD1P8RXCLK + VDD1P8TXDAC+ VDD1P8GPIO + VDDA1P8			940		mA
	Group 3C: VDD1P8PLL + VDD1P8PLLVCO			73		mA
I_{VDD1P2}	Group 2A: VDD1P2FB + VDD1P2RX			630		mA
	Group 2B: VDD1P2TXCLK + VDD1P2TXENC			1480		mA
	Group 2C: VDD1P2FBCML + VDD1P2RXCML + VDD1P2PLLCLKREF			78		mA
I_{VDD0P9}	Group 1A: DVDD0P9 + VDDT0P9			4200		mA
P_{diss}	Power Dissipation			10640		mW

Copyright © 2025 Texas Instruments Incorporated

4.10 Timing Requirements

Typical values at T_A = +25°C, full temperature range is $T_{A,MIN}$ = -40°C to $T_{J,MAX}$ = +110°C; TX Input Rate = 491.52MSPS, f_{DAC} = 8847.36MSPS; f_{ADC} = 2949.12MSPS; nominal power supplies; 1 tone at -1 dBFS; DSA Attenuation =0dB; SerDes rate = 24.33Gbps; unless otherwise noted.

		MIN	NOM	MAX	UNIT
Timing: SYSREF+/-					
$t_{s(SYSREF)}$	Setup Time, SYSREF+/- Valid to Rising Edge of CLK+/-		50		ps
$t_{h(SYSREF)}$	Hold Time, SYSREF+/- Valid after Rising Edge of CLK+/-		50		ps
Timing: Serial ports					
$t_{s(SENB)}$	Setup Time, SENB to Rising Edge of SCLK		15		ns
$t_{h(SENB)}$	Hold Time, SENB after last Rising Edge of SCLK (1)		5 + t_{SCLK}		ns
$t_{s(SDIO)}$	Setup Time, SDIO valid to Rising Edge of SCLK		15		ns
$t_{h(SDIO)}$	Hold Time, SDIO valid after Rising Edge of SCLK		5		ns
$t_{(SCLK)_W}$	Minimum SCLK period: registers write		25		ns
$t_{(SCLK)_R}$	Minimum SCLK period: registers read		50		ns
$t_{d(data_out)}$	Minimum Data Output delay after Falling Edge of SCLK		0		ns
	Maximum Data Output delay after Falling Edge of SCLK		15		ns
t_{RESET}	Minimum RESETZ Pulse Width		1		ms

(1) SDEN\\ need to be held one more extra clock cycle with the last SCLK edge

4.11 Switching Characteristics

Typical values at T_A = +25°C, full temperature range is $T_{A,MIN}$ = -40°C to $T_{J,MAX}$ = +110°C; TX Input Rate = 491.52MSPS, f_{DAC} = 8847.36MSPS; f_{ADC} = 2949.12MSPS; nominal power supplies; 1 tone at -1 dBFS; DSA Attenuation =0dB; SerDes rate = 24.33Gbps; unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
TX Channel Latency						
	SerDes Receiver Analog Delay	Full rate		2.8		ns
t_{JESDTX}	JESD to TX output Latency	LMFSHd=2-8-8-1, 368.64 MSPS input rate, 24x Interpolation, Serdes rate = 16.22Gbps (JESD204C)		152		interface clock cycles[(1)]
		LMFSHd=8-16-4-1, 491.52 MSPS 24x Interpolation, Serdes rate = 16.22Gbps (JESD204C)		176		
		LMFSHd=4-16-8-1, 245.76 MSPS 48x Interpolation, Serdes rate = 16.22Gbps (JESD204C)		124		
		LMFSHd=2-16-16-1, 122.88 MSPS 96x Interpolation, Serdes rate = 16.22Gbps (JESD204C)		97		
RX Channel Latency						
	SerDes Transmitter Analog Delay			3.6		ns
t_{JESDRX}	RX input to JESD output Latency	LMFS=2-16-16-1, 122.88 MSPS, 24x Decimation, Serdes rate = 16.22Gbps (JESD204C)		92		interface clock cycles[(1)]
		LMFS=4-16-8-1, 245.76 MSPS, 12x Decimation, Serdes rate = 16.22Gbps (JESD204C)		108		
		LMFS=4-8-4-1, 491.52 MSPS, 6x Decimation, Serdes rate = 16.22Gbps (JESD204C)		153		
FB Channel Latency						
	SerDes Transmitter Analog Delay			3.6		ns
t_{JESDFB}	FB input to JESD output Latency	LMFS=1-2-8-1, 368.64 MSPS, 8x Decimation		151		interface clock cycles[(1)]
		LMFS=2-4-4-1, 491.52 MSPS, 6x Decimation		177		

(1) Interface clock cycles is the period of the digital interface sample rate, e.g. 1GSPS = 1ns.

Copyright © 2025 Texas Instruments Incorporated

4.12 Typical Characteristics

4.12.1 TX Typical Characteristics 800 MHz

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 491.52MSPS, f_{DAC} = 11796.48MSPS (24x interpolation), interleave mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated



including PCB and cable losses, A_{out} = -0.5dFBS, DSA = 0, 0.8 GHz matching

Figure 4-1. TX Output Fullscale vs Output Frequency



including PCB and cable losses, A_{out} = -0.5dFBS, DSA = 0, 0.8 GHz matching

Figure 4-2. TX Output Fullscale vs Temperature



f_{DAC} = 11796.48 MSPS, interleave mode, A_{out} = -0.5dFBS, matching 0.8 GHz

Figure 4-3. TX Output Power vs DSA Setting and Channel at 0.85 GHz



f_{DAC}=5898.24MSPS, interleave mode, matching at 0.8 GHz
Differential Gain Error = P_{OUT}(DSA Setting – 1) – P_{OUT}(DSA Setting) + 1

Figure 4-4. TX Uncalibrated Differential Gain Error vs DSA Setting and Channel at 0.85 GHz

4.12.1 TX Typical Characteristics 800 MHz (continued)

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 491.52MSPS, f_{DAC} = 11796.48MSPS (24x interpolation), interleave mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated



f_{DAC}=5898.24MSPS, interleave mode, matching at 0.8 GHz
Differential Gain Error = P_{OUT}(DSA Setting – 1) – P_{OUT}(DSA Setting) + 1

Figure 4-5. TX Calibrated Differential Gain Error vs DSA Setting and Channel at 0.85 GHz



f_{DAC}=5898.24MSPS, interleave mode, matching at 0.8 GHz
Integrated Gain Error = P_{OUT}(DSA Setting) – P_{OUT}(DSA Setting = 0) + DSA Settings

Figure 4-6. TX Uncalibrated Integrated Gain Error vs DSA Setting and Channel at 0.85 GHz



f_{DAC}=5898.24MSPS, interleave mode, matching at 0.8 GHz
Integrated Gain Error = P_{OUT}(DSA Setting) – P_{OUT}(DSA Setting = 0) + DSA Setting

Figure 4-7. TX Calibrated Integrated Gain Error vs DSA Setting and Channel at 0.85 GHz



f_{DAC} = 5898.24MSPS, interleave mode, matching at 0.8 GHz
Differential Gain Error = P_{OUT}(DSA Setting – 1) – P_{OUT}(DSA Setting) + 1

Figure 4-8. TX Uncalibrated Differential Gain Error vs DSA Setting and Temperature at 0.85 GHz

Copyright © 2025 Texas Instruments Incorporated

4.12.1 TX Typical Characteristics 800 MHz (continued)

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 491.52MSPS, f_{DAC} = 11796.48MSPS (24x interpolation), interleave mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated



f_{DAC} = 5898.24MSPS, interleave mode, matching at 0.8 GHz
Differential Gain Error = P_{OUT}(DSA Setting – 1) – P_{OUT}(DSA Setting) + 1

Figure 4-9. TX Calibrated Differential Gain Error vs DSA Setting and Temperature at 0.85 GHz



f_{DAC} = 5898.24MSPS, interleave mode, matching at 0.8 GHz
Integrated Gain Error = P_{OUT}(DSA Setting) – P_{OUT}(DSA Setting = 0) + DSA Setting

Figure 4-10. TX Uncalibrated Integrated Gain Error vs DSA Setting and Temperature at 0.85 GHz



f_{DAC} = 5898.24MSPS, interleave mode, matching at 0.8 GHz
Integrated Gain Error = P_{OUT}(DSA Setting) – P_{OUT}(DSA Setting = 0) + DSA Setting

Figure 4-11. TX Calibrated Integrated Gain Error vs DSA Setting and Temperature at 0.85 GHz



f_{DAC} = 5898.24MSPS, interleave mode, matching at 0.8 GHz
Differential Phase Error = $Phase_{OUT}$(DSA Setting – 1) – $Phase_{OUT}$(DSA Setting)

Figure 4-12. TX Uncalibrated Differential Phase Error vs DSA Setting and Channel at 0.85 GHz

4.12.1 TX Typical Characteristics 800 MHz (continued)

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 491.52MSPS, f_{DAC} = 11796.48MSPS (24x interpolation), interleave mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated



f_{DAC} = 5898.24MSPS, interleave mode, matching at 0.8 GHz
Differential Phase Error = $Phase_{OUT}$(DSA Setting – 1) – $Phase_{OUT}$(DSA Setting)
Phase DNL spike may occur at any DSA setting.

Figure 4-13. TX Calibrated Differential Phase Error vs DSA Setting and Channel at 0.85 GHz



f_{DAC} = 5898.24MSPS, interleave mode, matching at 0.8 GHz
Integrated Phase Error = $Phase_{OUT}$(DSA Setting) – $Phase_{OUT}$(DSA Setting = 0)

Figure 4-14. TX Uncalibrated Integrated Phase Error vs DSA Setting and Channel at 0.85 GHz



f_{DAC} = 5898.24MSPS, interleave mode, matching at 0.8 GHz
Integrated Phase Error = $Phase_{OUT}$(DSA Setting) – $Phase_{OUT}$(DSA Setting = 0)

Figure 4-15. TX Calibrated Integrated Phase Error vs DSA Setting and Channel at 0.85 GHz



f_{DAC} = 5898.24MSPS, interleave mode, matching at 0.8 GHz
Differential Phase Error = $Phase_{OUT}$(DSA Setting – 1) – $Phase_{OUT}$(DSA Setting) + 1

Figure 4-16. TX Uncalibrated Differential Phase Error vs DSA Setting and Temperature at 0.85 GHz

Copyright © 2025 Texas Instruments Incorporated

4.12.1 TX Typical Characteristics 800 MHz (continued)

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 491.52MSPS, f_{DAC} = 11796.48MSPS (24x interpolation), interleave mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated



f_{DAC} = 5898.24MSPS, interleave mode, matching at 0.8 GHz, channel with the median variation over DSA setting at 25°C Differential Phase Error = $Phase_{OUT}$(DSA Setting – 1) – $Phase_{OUT}$(DSA Setting) + 1

Figure 4-17. TX Calibrated Differential Phase Error vs DSA Setting and Temperature at 0.85 GHz



f_{DAC} = 5898.24MSPS, interleave mode, matching at 0.8 GHz Integrated Phase Error = $Phase_{OUT}$(DSA Setting) – $Phase_{OUT}$(DSA Setting = 0)

Figure 4-18. TX Uncalibrated Integrated Phase Error vs DSA Setting and Temperature at 0.85 GHz



f_{DAC} = 5898.24MSPS, interleave mode, matching at 0.8 GHz Integrated Phase Error = $Phase_{OUT}$(DSA Setting) – $Phase_{OUT}$(DSA Setting = 0)

Figure 4-19. TX Calibrated Integrated Phase Error vs DSA Setting and Temperature at 0.85 GHz



f_{DAC} = 5898.24MSPS, interleave mode, matching at 0.8 GHz, P_{OUT} = –13 dBFS

Figure 4-20. TX Output Noise vs Channel and Attenuation at 0.85 GHz

4.12.1 TX Typical Characteristics 800 MHz (continued)

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 491.52MSPS, f_{DAC} = 11796.48MSPS (24x interpolation), interleave mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated



f_{DAC} = 11796.48MSPS, interleave mode, f_{CENTER} = 0.85 GHz, matching at 0.8 GHz, –13 dBFS each tone

Figure 4-21. TX IMD3 vs DSA Setting at 0.85 GHz



f_{DAC} = 5898.24MSPS, straight mode, f_{CENTER} = 0.85 GHz, matching at 0.8 GHz, –13 dBFS each tone

Figure 4-22. TX IMD3 vs Tone Spacing and Channel at 0.85 GHz



f_{DAC} = 8847.36MSPS, straight mode, f_{CENTER} = 0.85 GHz, matching at 0.8 GHz, –13 dBFS each tone

Figure 4-23. TX IMD3 vs Tone Spacing and Channel at 0.85 GHz



f_{DAC} = 11796.48MSPS, interleave mode, f_{CENTER} = 0.85 GHz, matching at 0.8 GHz, –13 dBFS each tone

Figure 4-24. TX IMD3 vs Tone Spacing and Channel at 0.85 GHz



f_{DAC} = 5898.24MSPS, straight mode, f_{CENTER} =0.85 GHz, matching at 0.8 GHz, –13 dBFS each tone, worst channel

Figure 4-25. TX IMD3 vs Tone Spacing and Temperature at 0.85 GHz



f_{DAC} = 8847.36MSPS, straight mode, f_{CENTER} =0.85 GHz, matching at 0.8 GHz, –13 dBFS each tone, worst channel

Figure 4-26. TX IMD3 vs Tone Spacing and Temperature at 0.85 GHz

Copyright © 2025 Texas Instruments Incorporated

4.12.1 TX Typical Characteristics 800 MHz (continued)

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 491.52MSPS, f_{DAC} = 11796.48MSPS (24x interpolation), interleave mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated



f_{DAC} = 11796.48MSPS, straight mode, f_{CENTER} =0.85 GHz, matching at 0.8 GHz, –13 dBFS each tone, worst channel

Figure 4-27. TX IMD3 vs Tone Spacing and Temperature at 0.85 GHz



f_{DAC} = 5898.24MSPS, straight mode, f_{CENTER} = 0.85 GHz, $f_{SPACING}$ = 20 MHz, matching at 0.8 GHz

Figure 4-28. TX IMD3 vs Digital Level at 0.85 GHz



f_{DAC} = 8847.36MSPS, straight mode, f_{CENTER} = 0.85 GHz, $f_{SPACING}$ = 20 MHz, matching at 0.8 GHz

Figure 4-29. TX IMD3 vs Digital Level at 0.85 GHz



f_{DAC} = 11796.48MSPS, interleave mode, f_{CENTER} = 0.85 GHz, $f_{SPACING}$ = 20 MHz, matching at 0.8 GHz

Figure 4-30. TX IMD3 vs Digital Level at 0.85 GHz



Matching at 2.6 GHz, Single tone, f_{DAC} = 11.79648GSPS, interleave mode, 40-MHz offset, DSA = 0dB

Figure 4-31. TX Single Tone Output Noise vs Frequency and Amplitude at 0.85 GHz

TM1.1, P_{OUT_RMS} = –13 dBFS

Figure 4-32. TX 20-MHz LTE Output Spectrum at 0.85 GHz

4.12.1 TX Typical Characteristics 800 MHz (continued)

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 491.52MSPS, f_{DAC} = 11796.48MSPS (24x interpolation), interleave mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated



Matching at 0.8 GHz, single carrier 20-MHz BW TM1.1 LTE

Figure 4-33. TX 20-MHz LTE ACPR vs Digital Level at 0.85 GHz



Matching at 0.8 GHz, single carrier 20-MHz BW TM1.1 LTE

Figure 4-34. TX 20-MHz LTE alt-ACPR vs Digital Level at 0.85 GHz



Matching at 0.8 GHz, single carrier 20-MHz BW TM1.1 LTE

Figure 4-35. TX 20-MHz LTE ACPR vs DSA at 0.85 GHz



Matching at 0.8 GHz, single carrier 20-MHz BW TM1.1 LTE

Figure 4-36. TX 20-MHz LTE alt-ACPR vs DSA at 0.85 GHz



Matching at 0.8 GHz, f_{DAC} = 5898.24GSPS, straight mode

Figure 4-37. TX HD2 vs Digital Amplitude and Output Frequency at 0.85 GHz



Matching at 0.8 GHz, f_{DAC} = 8847.36GSPS, straight mode

Figure 4-38. TX HD2 vs Digital Amplitude and Output Frequency at 0.85 GHz

Copyright © 2025 Texas Instruments Incorporated

4.12.1 TX Typical Characteristics 800 MHz (continued)

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 491.52MSPS, f_{DAC} = 11796.48MSPS (24x interpolation), interleave mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated



Matching at 0.8 GHz, f_{DAC} = 5898.24MSPS, straight mode, normalized to output power at harmonic frequency

Figure 4-39. TX HD3 vs Digital Amplitude and Output Frequency at 0.85 GHz



Matching at 0.8 GHz, f_{DAC} = 8847.36MSPS, straight mode, normalized to output power at harmonic frequency

Figure 4-40. TX HD3 vs Digital Amplitude and Output Frequency at 0.85 GHz



f_{DAC} = 5898.24MSPS, interleave mode, 0.8 GHz matching, includes PCB and cable losses. ILn = $f_S/n \pm f_{OUT}$.

Figure 4-41. TX Single Tone (–12 dBFS) Output Spectrum at 0.85 GHz (0-f_{DAC})



f_{DAC} = 5898.24MSPS, interleave mode, 0.8 GHz matching, includes PCB and cable losses. ILn = $f_S/n \pm f_{OUT}$.

Figure 4-42. TX Single Tone (–6 dBFS) Output Spectrum at 0.85 GHz (0-f_{DAC})



f_{DAC} = 5898.24MSPS, interleave mode, 0.8 GHz matching, includes PCB and cable losses. ILn = $f_S/n \pm f_{OUT}$.

Figure 4-43. TX Single Tone (–1 dBFS) Output Spectrum at 0.85 GHz (0-f_{DAC})

4.12.2 TX Typical Characteristics at 1.8 GHz

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 491.52MSPS, f_{DAC} = 11796.48MSPS (24x interpolation), interleave mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated



including PCB and cable losses, A_{out} = -0.5dFBS, DSA = 0, 1.8 GHz matching

Figure 4-44. TX Output Fullscale vs Output Frequency



A_{out} = -0.5dFBS, matching 1.8 GHz

Figure 4-45. TX Output Power vs Temperature at 1.8 GHz



f_{DAC}=5898.24MSPS, interleave mode, matching at 1.8 GHz
Differential Gain Error = P_{OUT}(DSA Setting – 1) – P_{OUT}(DSA Setting) + 1

Figure 4-46. TX Uncalibrated Differential Gain Error vs DSA Setting and Channel at 1.8 GHz



f_{DAC}=5898.24MSPS, interleave mode, matching at 1.8 GHz
Differential Gain Error = P_{OUT}(DSA Setting – 1) – P_{OUT}(DSA Setting) + 1

Figure 4-47. TX Calibrated Differential Gain Error vs DSA Setting and Channel at 1.8 GHz

Copyright © 2025 Texas Instruments Incorporated

4.12.2 TX Typical Characteristics at 1.8 GHz (continued)

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 491.52MSPS, f_{DAC} = 11796.48MSPS (24x interpolation), interleave mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated



f_{DAC}=5898.24MSPS, interleave mode, matching at 1.8 GHz
Integrated Gain Error = P_{OUT}(DSA Setting) – P_{OUT}(DSA Setting = 0) + (DSA Setting)

Figure 4-48. TX Uncalibrated Integrated Gain Error vs DSA Setting and Channel at 1.8 GHz



f_{DAC} = 5898.24MSPS, interleave mode, matching at 1.8 GHz
Integrated Gain Error = P_{OUT}(DSA Setting) – P_{OUT}(DSA Setting = 0) + (DSA Setting)

Figure 4-49. TX Calibrated Integrated Gain Error vs DSA Setting and Channel at 1.8 GHz



f_{DAC} = 5898.24MSPS, interleave mode, matching at 1.8 GHz
Differential Gain Error = P_{OUT}(DSA Setting – 1) – P_{OUT}(DSA Setting) + 1

Figure 4-50. TX Uncalibrated Differential Gain Error vs DSA Setting and Temperature at 1.8 GHz



f_{DAC} = 5898.24MSPS, interleave mode, matching at 1.8 GHz
Differential Gain Error = P_{OUT}(DSA Setting – 1) – P_{OUT}(DSA Setting) + 1

Figure 4-51. TX Calibrated Differential Gain Error vs DSA Setting and Temperature at 1.8 GHz

4.12.2 TX Typical Characteristics at 1.8 GHz (continued)

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 491.52MSPS, f_{DAC} = 11796.48MSPS (24x interpolation), interleave mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated



f_{DAC} = 5898.24MSPS, interleave mode, matching at 1.8 GHz
Integrated Gain Error = P_{OUT}(DSA Setting) – P_{OUT}(DSA Setting = 0) + (DSA Setting)

Figure 4-52. TX Uncalibrated Integrated Gain Error vs DSA Setting and Temperature at 1.8 GHz



f_{DAC} = 5898.24MSPS, interleave mode, matching at 1.8 GHz
Integrated Gain Error = P_{OUT}(DSA Setting) – P_{OUT}(DSA Setting = 0) + (DSA Setting)

Figure 4-53. TX Calibrated Integrated Gain Error vs DSA Setting and Temperature at 1.8 GHz



f_{DAC} = 5898.24MSPS, interleave mode, matching at 1.8 GHz
Differential Phase Error = $Phase_{OUT}$(DSA Setting – 1) – $Phase_{OUT}$(DSA Setting)

Figure 4-54. TX Uncalibrated Differential Phase Error vs DSA Setting and Channel at 1.8 GHz



f_{DAC} = 8847.36MSPS, straight mode, matching at 2.6 GHz
Differential Phase Error = $Phase_{OUT}$(DSA Setting – 1) – $Phase_{OUT}$(DSA Setting)
Phase DNL spike may occur at any DSA setting.

Figure 4-55. TX Calibrated Differential Phase Error vs DSA Setting and Channel at 1.8 GHz

Copyright © 2025 Texas Instruments Incorporated

4.12.2 TX Typical Characteristics at 1.8 GHz (continued)

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 491.52MSPS, f_{DAC} = 11796.48MSPS (24x interpolation), interleave mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated



f_{DAC} = 5898.24MSPS, interleave mode, matching at 1.8 GHz
Integrated Phase Error = Phase(DSA Setting) – Phase(DSA Setting = 0)

Figure 4-56. TX Uncalibrated Integrated Phase Error vs DSA Setting and Channel at 1.8 GHz



f_{DAC} = 5898.24MSPS, interleave mode, matching at 1.8 GHz
Integrated Phase Error = Phase(DSA Setting) – Phase(DSA Setting = 0)

Figure 4-57. TX Calibrated Integrated Phase Error vs DSA Setting and Channel at 1.8 GHz



f_{DAC} = 5898.24MSPS, interleave mode, matching at 1.8 GHz
Differential Phase Error = $Phase_{OUT}$(DSA Setting – 1) – $Phase_{OUT}$(DSA Setting)

Figure 4-58. TX Uncalibrated Differential Phase Error vs DSA Setting and Temperature at 1.8 GHz



f_{DAC} = 5898.24MSPS, interleave mode, matching at 1.8 GHz, channel with the median variation over DSA setting at 25°C
Differential Phase Error = $Phase_{OUT}$(DSA Setting – 1) – $Phase_{OUT}$(DSA Setting)

Figure 4-59. TX Calibrated Differential Phase Error vs DSA Setting and Temperature at 1.8 GHz

4.12.2 TX Typical Characteristics at 1.8 GHz (continued)

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 491.52MSPS, f_{DAC} = 11796.48MSPS (24x interpolation), interleave mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated



f_{DAC} = 5898.24MSPS, interleave mode, matching at 1.8 GHz, channel with the median variation over DSA setting at 25°C
Integrated Phase Error = Phase(DSA Setting) – Phase(DSA Setting = 0)

Figure 4-60. TX Uncalibrated Integrated Phase Error vs DSA Setting and Temperature at 1.8 GHz



f_{DAC} = 5898.24MSPS, interleave mode, matching at 1.8 GHz, channel with the median variation over DSA setting at 25°C
Integrated Phase Error = Phase(DSA Setting) – Phase(DSA Setting = 0)

Figure 4-61. TX Calibrated Integrated Phase Error vs DSA Setting and Temperature at 1.8 GHz



f_{DAC} = 5898.24MSPS, interleave mode, matching at 1.8 GHz, P_{OUT} = –13 dBFS

Figure 4-62. TX Output Noise vs Channel and Attenuation at 1.8 GHz



f_{DAC} = 11796.48MSPS, interleave mode, f_{CENTER} = 1.8 GHz, matching at 1.8 GHz, –13 dBFS each tone

Figure 4-63. TX IMD3 vs DSA Setting at 1.8 GHz

Copyright © 2025 Texas Instruments Incorporated

4.12.2 TX Typical Characteristics at 1.8 GHz (continued)

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 491.52MSPS, f_{DAC} = 11796.48MSPS (24x interpolation), interleave mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated



f_{DAC} = 11796.48MSPS, interleave mode, f_{CENTER} = 1.8 GHz, matching at 1.8 GHz, –13 dBFS each tone

Figure 4-64. TX IMD3 vs Tone Spacing and Channel at 1.8 GHz



f_{DAC} = 11796.48MSPS, interleave mode, f_{CENTER} = 1.8 GHz, matching at 1.8 GHz, –13 dBFS each tone, worst channel

Figure 4-65. TX IMD3 vs Tone Spacing and Temperature at 1.8 GHz



f_{DAC} = 11796.48MSPS, interleave mode, f_{CENTER} = 1.8 GHz, $f_{SPACING}$ = 20 MHz, matching at 1.8 GHz

Figure 4-66. TX IMD3 vs Digital Level at 1.8 GHz



Matching at 2.6 GHz, Single tone, f_{DAC} = 11.79648GSPS, interleave mode, 40-MHz offset

Figure 4-67. TX Single Tone Output Noise vs Frequency and Amplitude at 1.8 GHz

TM1.1, P_{OUT_RMS} = –13 dBFS

Figure 4-68. TX 20-MHz LTE Output Spectrum at 1.8425 GHz



Matching at 1.8 GHz, single carrier 20-MHz BW TM1.1 LTE

Figure 4-69. TX 20-MHz LTE ACPR vs Digital Level at 1.8425 GHz

4.12.2 TX Typical Characteristics at 1.8 GHz (continued)

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 491.52MSPS, f_{DAC} = 11796.48MSPS (24x interpolation), interleave mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated



Matching at 1.8 GHz, single carrier 20-MHz BW TM1.1 LTE

Figure 4-70. TX 20-MHz LTE alt-ACPR vs Digital Level at 1.8425 GHz



Matching at 1.8 GHz, single carrier 20-MHz BW TM1.1 LTE

Figure 4-71. TX 20-MHz LTE ACPR vs DSA at 1.8 GHz



Matching at 1.8 GHz, single carrier 20-MHz BW TM1.1 LTE

Figure 4-72. TX 20-MHz LTE alt-ACPR vs DSA at 1.8 GHz



Matching at 1.8 GHz, f_{DAC} = 11.79648GSPS, interleave mode, normalized to output power at harmonic frequency

Figure 4-73. TX HD2 vs Digital Amplitude and Output Frequency at 1.8 GHz



Matching at 1.8 GHz, f_{DAC} = 11.79648GSPS, interleave mode, normalized to output power at harmonic frequency

Figure 4-74. TX HD3 vs Digital Amplitude and Output Frequency at 1.8 GHz



f_{DAC} = 8847.36MSPS, straight mode, 1.8 GHz matching, includes PCB and cable losses. ILn = $f_S/n \pm f_{OUT}$ and is due to mixing with digital clocks.

Figure 4-75. TX Single Tone (–12 dBFS) Output Spectrum at 1.8 GHz (0-f_{DAC})

Copyright © 2025 Texas Instruments Incorporated

4.12.2 TX Typical Characteristics at 1.8 GHz (continued)

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 491.52MSPS, f_{DAC} = 11796.48MSPS (24x interpolation), interleave mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated



f_{DAC} = 8847.36MSPS, straight mode, 1.8 GHz matching, includes PCB and cable losses. ILn = $f_S/n \pm f_{OUT}$ and is due to mixing with digital clocks.

Figure 4-76. TX Single Tone (–6 dBFS) Output Spectrum at 1.8 GHz (0-f_{DAC})



f_{DAC} = 8847.36MSPS, straight mode, 1.8 GHz matching, includes PCB and cable losses. ILn = $f_S/n \pm f_{OUT}$ and is due to mixing with digital clocks.

Figure 4-77. TX Single Tone (–1 dBFS) Output Spectrum at 1.8 GHz (0-f_{DAC})

4.12.3 TX Typical Characteristics at 2.6 GHz

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 491.52MSPS, f_{DAC} = 11796.48MSPS (24x interpolation), interleave mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated



Including PCB and cable losses, A_{out} = -0.5dBFS, DSA = 0, 2.6 GHz matching

Figure 4-78. TX Full Scale vs RF Frequency at 11796.48MSPS



f_{DAC} = 8847.36 MSPS, A_{out} = -0.5dBFS, matching 2.6 GHz

Figure 4-79. TX Output Power vs DSA Setting and Channel at 2.6 GHz



f_{DAC}=8847.36MSPS, straight mode, matching at 2.6 GHz
Differential Gain Error = P_{OUT}(DSA Setting – 1) – P_{OUT}(DSA Setting) + 1

Figure 4-80. TX Uncalibrated Differential Gain Error vs DSA Setting and Channel at 2.6 GHz



f_{DAC}=8847.36MSPS, straight mode, matching at 2.6 GHz
Differential Gain Error = P_{OUT}(DSA Setting – 1) – P_{OUT}(DSA Setting) + 1

Figure 4-81. TX Calibrated Differential Gain Error vs DSA Setting and Channel at 2.6 GHz

Copyright © 2025 Texas Instruments Incorporated

4.12.3 TX Typical Characteristics at 2.6 GHz (continued)

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 491.52MSPS, f_{DAC} = 11796.48MSPS (24x interpolation), interleave mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated



f_{DAC}=8847.36MSPS, straight mode, matching at 2.6 GHz
Integrated Gain Error = P_{OUT}(DSA Setting) – P_{OUT}(DSA Setting = 0) + (DSA Setting)

Figure 4-82. TX Uncalibrated Integrated Gain Error vs DSA Setting and Channel at 2.6 GHz



f_{DAC} = 8847.36MSPS, straight mode, matching at 2.6 GHz
Integrated Gain Error = P_{OUT}(DSA Setting) – P_{OUT}(DSA Setting = 0) + (DSA Setting)

Figure 4-83. TX Calibrated Integrated Gain Error vs DSA Setting and Channel at 2.6 GHz



f_{DAC} = 8847.36MSPS, straight mode, matching at 2.6 GHz, channel with the median variation over DSA setting at 25°C
Differential Gain Error = P_{OUT}(DSA Setting – 1) – P_{OUT}(DSA Setting) + 1

Figure 4-84. TX Uncalibrated Differential Gain Error vs DSA Setting and Temperature at 2.6 GHz



f_{DAC} = 8847.36MSPS, straight mode, matching at 2.6 GHz, channel with the median variation over DSA setting at 25°C
Differential Gain Error = P_{OUT}(DSA Setting – 1) – P_{OUT}(DSA Setting) + 1

Figure 4-85. TX Calibrated Differential Gain Error vs DSA Setting and Temperature at 2.6 GHz

4.12.3 TX Typical Characteristics at 2.6 GHz (continued)

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 491.52MSPS, f_{DAC} = 11796.48MSPS (24x interpolation), interleave mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated



f_{DAC} = 8847.36MSPS, straight mode, matching at 2.6 GHz, channel with the median variation over DSA setting at 25°C
Integrated Gain Error = P_{OUT}(DSA Setting) – P_{OUT}(DSA Setting = 0) + (DSA Setting)

Figure 4-86. TX Uncalibrated Integrated Gain Error vs DSA Setting and Temperature at 2.6 GHz



f_{DAC} = 8847.36MSPS, straight mode, matching at 2.6 GHz, channel with the median variation over DSA setting at 25°C
Integrated Gain Error = P_{OUT}(DSA Setting) – P_{OUT}(DSA Setting = 0) + (DSA Setting)

Figure 4-87. TX Calibrated Integrated Gain Error vs DSA Setting and Temperature at 2.6 GHz



f_{DAC} = 8847.36MSPS, straight mode, matching at 2.6 GHz
Differential Phase Error = $Phase_{OUT}$(DSA Setting – 1) – $Phase_{OUT}$(DSA Setting)

Figure 4-88. TX Uncalibrated Differential Phase Error vs DSA Setting and Channel at 2.6 GHz



f_{DAC} = 8847.36MSPS, straight mode, matching at 2.6 GHz
Differential Phase Error = $Phase_{OUT}$(DSA Setting – 1) – $Phase_{OUT}$(DSA Setting)
Phase DNL spike may occur at any DSA setting.

Figure 4-89. TX Calibrated Differential Phase Error vs DSA Setting and Channel at 2.6 GHz

Copyright © 2025 Texas Instruments Incorporated

4.12.3 TX Typical Characteristics at 2.6 GHz (continued)

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 491.52MSPS, f_{DAC} = 11796.48MSPS (24x interpolation), interleave mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated



f_{DAC} = 8847.36MSPS, straight mode, matching at 2.6 GHz
Integrated Phase Error = Phase(DSA Setting) – Phase(DSA Setting = 0)

Figure 4-90. TX Uncalibrated Integrated Phase Error vs DSA Setting and Channel at 2.6 GHz



f_{DAC} = 8847.36MSPS, straight mode, matching at 2.6 GHz
Integrated Phase Error = Phase(DSA Setting) – Phase(DSA Setting = 0)

Figure 4-91. TX Calibrated Integrated Phase Error vs DSA Setting and Channel at 2.6 GHz



f_{DAC} = 8847.36MSPS, straight mode, matching at 2.6 GHz, channel with the median variation over DSA setting at 25°C
Differential Phase Error = $Phase_{OUT}$(DSA Setting – 1) – $Phase_{OUT}$(DSA Setting)

Figure 4-92. TX Uncalibrated Differential Phase Error vs DSA Setting and Temperature at 2.6 GHz



f_{DAC} = 8847.36MSPS, straight mode, matching at 2.6 GHz, channel with the median variation over DSA setting at 25°C
Differential Phase Error = $Phase_{OUT}$(DSA Setting – 1) – $Phase_{OUT}$(DSA Setting)

Figure 4-93. TX Calibrated Differential Phase Error vs DSA Setting and Temperature at 2.6 GHz

4.12.3 TX Typical Characteristics at 2.6 GHz (continued)

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 491.52MSPS, f_{DAC} = 11796.48MSPS (24x interpolation), interleave mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated



f_{DAC} = 8847.36MSPS, straight mode, matching at 2.6 GHz, channel with the medium variation over DSA setting at 25°C Integrated Phase Error = Phase(DSA Setting) – Phase(DSA Setting = 0)

Figure 4-94. TX Uncalibrated Integrated Phase Error vs DSA Setting and Temperature at 2.6 GHz



f_{DAC} = 8847.36MSPS, straight mode, matching at 2.6 GHz, channel with the median variation over DSA setting at 25°C Integrated Phase Error = Phase(DSA Setting) – Phase(DSA Setting = 0)

Figure 4-95. TX Calibrated Integrated Phase Error vs DSA Setting and Temperature at 2.6 GHz



f_{DAC} = 8847.36MSPS, straight mode, matching at 2.6 GHz, P_{OUT} = –13 dBFS

Figure 4-96. TX Output Noise vs Channel and Attenuation at 2.6 GHz



f_{DAC} = 8847.36MSPS, straight mode, f_{CENTER} = 2.6 GHz, matching at 2.6 GHz, –13 dBFS each tone

Figure 4-97. TX IMD3 vs DSA Setting at 2.6 GHz

Copyright © 2025 Texas Instruments Incorporated

4.12.3 TX Typical Characteristics at 2.6 GHz (continued)

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 491.52MSPS, f_{DAC} = 11796.48MSPS (24x interpolation), interleave mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated



f_{DAC} = 8847.36MSPS, straight mode, f_{CENTER} = 2.6 GHz, matching at 2.6 GHz, –13 dBFS each tone

Figure 4-98. TX IMD3 vs Tone Spacing and Channel at 2.6 GHz



f_{DAC} = 8847.36MSPS, straight mode, f_{CENTER} = 2.6 GHz, matching at 2.6 GHz, –13 dBFS each tone, worst channel.

Figure 4-99. TX IMD3 vs Tone Spacing and Temperature at 2.6 GHz



f_{DAC} = 8847.36MSPS, straight mode, f_{CENTER} = 2.6 GHz, $f_{SPACING}$ = 20 MHz, matching at 2.6 GHz

Figure 4-100. TX IMD3 vs Digital Level at 2.6 GHz



f_{DAC} = 8847.36MSPS, straight mode, f_{CENTER} = 2.6 GHz, matching at 2.6 GHz, –13 dBFS each tone

Figure 4-101. TX IMD3 vs Tone Spacing and Temperature



Matching at 2.6 GHz, Single tone, f_{DAC} = 11.79648GSPS, interleave mode, 40-MHz offset

Figure 4-102. TX Single Tone Output Noise vs Frequency and Amplitude at 2.6 GHz



TM1.1, P_{OUT_RMS} = –13 dBFS

Figure 4-103. TX 20-MHz LTE Output Spectrum at 2.6 GHz (Band 41)

4.12.3 TX Typical Characteristics at 2.6 GHz (continued)

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 491.52MSPS, f_{DAC} = 11796.48MSPS (24x interpolation), interleave mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated



Matching at 2.6 GHz, single carrier 20-MHz BW TM1.1 LTE

Figure 4-104. TX 20-MHz LTE ACPR vs Digital Level at 2.6 GHz



Matching at 2.6 GHz, single carrier 20-MHz BW TM1.1 LTE

Figure 4-105. TX 20-MHz LTE alt-ACPR vs Digital Level at 2.6 GHz



Matching at 2.6 GHz, single carrier 20-MHz BW TM1.1 LTE

Figure 4-106. TX 20-MHz LTE ACPR vs DSA at 2.6 GHz



Matching at 2.6 GHz, single carrier 20-MHz BW TM1.1 LTE

Figure 4-107. TX 20-MHz LTE alt-ACPR vs DSA at 2.6 GHz



Matching at 2.6 GHz, single carrier 20-MHz BW TM1.1 LTE

Figure 4-108. TX 20-MHz LTE ACPR vs DSA at 2.6 GHz



Matching at 2.6 GHz, single carrier 20-MHz BW TM1.1 LTE

Figure 4-109. TX 20-MHz LTE alt-ACPR vs DSA at 2.6 GHz

Copyright © 2025 Texas Instruments Incorporated

4.12.3 TX Typical Characteristics at 2.6 GHz (continued)

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 491.52MSPS, f_{DAC} = 11796.48MSPS (24x interpolation), interleave mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated



Matching at 2.6 GHz, single carrier 100-MHz BW TM1.1 NR

Figure 4-110. TX 100-MHz NR ACPR vs DSA at 2.6 GHz



Matching at 2.6 GHz, single carrier 100-MHz BW TM1.1 NR

Figure 4-111. TX 100-MHz NR alt-ACPR vs DSA at 2.6 GHz



Matching at 2.6 GHz, f_{DAC} = 11.79648GSPS, interleave mode, normalized to output power at harmonic frequency

Figure 4-112. TX HD2 vs Digital Amplitude and Output Frequency at 2.6 GHz



Matching at 2.6 GHz, f_{DAC} = 11.79648GSPS, interleave mode, normalized to output power at harmonic frequency

Figure 4-113. TX HD3 vs Digital Amplitude and Output Frequency at 2.6 GHz

4.12.3 TX Typical Characteristics at 2.6 GHz (continued)

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 491.52MSPS, f_{DAC} = 11796.48MSPS (24x interpolation), interleave mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated



f_{DAC} = 8847.36MSPS, straight mode, 2.6 GHz matching, includes PCB and cable losses. ILn = $f_S/n \pm f_{OUT}$ and is due to mixing with digital clocks.

Figure 4-114. TX Single Tone (–12 dBFS) Output Spectrum at 2.6 GHz (0-f_{DAC})



f_{DAC} = 8847.36MSPS, straight mode, 2.6 GHz matching, includes PCB and cable losses. ILn = $f_S/n \pm f_{OUT}$ and is due to mixing with digital clocks.

Figure 4-115. TX Single Tone (–6 dBFS) Output Spectrum at 2.6 GHz (0-f_{DAC})



f_{DAC} = 8847.36MSPS, straight mode, 2.6 GHz matching, includes PCB and cable losses. ILn = $f_S/n \pm f_{OUT}$ and is due to mixing with digital clocks.

Figure 4-116. TX Single Tone (–1 dBFS) Output Spectrum at 2.6 GHz (0-f_{DAC})



f_{DAC} = 11796.48MSPS, interleave mode, 2.6 GHz matching. 40-MHz offset from tone. Output Power = –13 dBFS. All supplies simultaneously at MIN, TYP, or MAX voltages.

Figure 4-117. TX IMD3 vs Supply Voltage at 2.6 GHz

Copyright © 2025 Texas Instruments Incorporated

4.12.4 TX Typical Characteristics at 3.5 GHz

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 491.52MSPS, f_{DAC} = 11796.48MSPS (24x interpolation), interleave mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated



A_{out} = -0.5dFBS, 3.5 GHz Matching, included PCB and cable losses

Figure 4-118. TX Output Power vs Frequency



A_{out} = -0.5dFBS, 3.5 GHz Matching, included PCB and cable losses

Figure 4-119. TX Output Power vs DSA Setting at 3.5 GHz



3.5 GHz Matching, included PCB and cable losses

Differential Gain Error = P_{OUT}(DSA Setting – 1) – P_{OUT}(DSA Setting) + 1

Figure 4-120. TX Uncalibrated Differential Gain Error vs DSA Setting and Channel at 3.5 GHz



3.5 GHz Matching, included PCB and cable losses

Differential Gain Error = P_{OUT}(DSA Setting – 1) – P_{OUT}(DSA Setting) + 1

Figure 4-121. TX Calibrated Differential Gain Error vs DSA Setting and Channel at 3.5 GHz

4.12.4 TX Typical Characteristics at 3.5 GHz (continued)

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 491.52MSPS, f_{DAC} = 11796.48MSPS (24x interpolation), interleave mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated



3.5 GHz Matching, included PCB and cable losses
Integrated Gain Error = P_{OUT}(DSA Setting) – P_{OUT}(DSA Setting = 0) + (DSA Setting)

Figure 4-122. TX Uncalibrated Integrated Gain Error vs DSA Setting and Channel at 3.5 GHz



3.5 GHz Matching, included PCB and cable losses
Integrated Gain Error = P_{OUT}(DSA Setting) – P_{OUT}(DSA Setting = 0) + (DSA Setting)

Figure 4-123. TX Calibrated Integrated Gain Error vs DSA Setting and Channel at 3.5 GHz



3.5 GHz Matching, included PCB and cable losses

Figure 4-124. TX Uncalibrated Differential Phase Error vs DSA Setting and Channel at 3.5 GHz



3.5 GHz Matching, included PCB and cable losses
Phase DNL spike may occur at any DSA setting.

Figure 4-125. TX Calibrated Differential Phase Error vs DSA Setting and Channel at 3.5 GHz



3.5 GHz Matching, included PCB and cable losses

Figure 4-126. TX Uncalibrated Integrated Phase Error vs DSA Setting and Channel at 3.5 GHz



3.5 GHz Matching, included PCB and cable losses

Figure 4-127. TX Calibrated Integrated Phase Error vs DSA Setting and Channel at 3.5 GHz

Copyright © 2025 Texas Instruments Incorporated

4.12.4 TX Typical Characteristics at 3.5 GHz (continued)

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 491.52MSPS, f_{DAC} = 11796.48MSPS (24x interpolation), interleave mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated



3.5 GHz Matching, 1TX

Figure 4-128. TX Uncalibrated Differential Gain Error vs DSA Setting and Temperature at 3.5 GHz



3.5 GHz Matching, 1TX, Calibrated at 25°C

Figure 4-129. TX Calibrated Differential Gain Error vs DSA Setting and Temperature at 3.5 GHz



3.5 GHz Matching, 1TX

Figure 4-130. TX Uncalibrated Integrated Gain Error vs DSA Setting and Temperature at 3.5 GHz



3.5 GHz Matching, 1TX, Calibrated at 25°C

Figure 4-131. TX Calibrated Integrated Gain Error vs DSA Setting and Temperature at 3.5 GHz



3.5 GHz Matching, 1TX

Differential Phase Error = $Phase_{OUT}$(DSA Setting – 1) – $Phase_{OUT}$(DSA Setting)

Figure 4-132. TX Uncalibrated Differential Phase Error vs DSA setting and Temperature at 3.5 GHz



3.5 GHz Matching, 1TX, Calibrated at 25°C

Differential Phase Error = $Phase_{OUT}$(DSA Setting – 1) – $Phase_{OUT}$(DSA Setting)

Figure 4-133. TX Calibrated Differential Phase Error vs DSA Setting and Temperature at 3.5 GHz

4.12.4 TX Typical Characteristics at 3.5 GHz (continued)

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 491.52MSPS, f_{DAC} = 11796.48MSPS (24x interpolation), interleave mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated



3.5 GHz Matching, 1TX
Integrated Phase Error = Phase(DSA Setting) – Phase(DSA Setting=0)

Figure 4-134. TX Uncalibrated Integrated Phase Error vs DSA Setting and Temperature at 3.5 GHz



3.5 GHz Matching, 1TX, Calibrated at 25°C
Integrated Phase Error = Phase(DSA Setting) – Phase(DSA Setting = 0)

Figure 4-135. TX Calibrated Integrated Phase Error vs DSA Setting and Temperature at 3.5 GHz



f_{DAC}=11796.48MSPS, interleave mode, matching at 3.5GHz, A_{out} = –13 dBFS.

Figure 4-136. TX NSD vs DSA Setting at 3.5 GHz



20-MHz tone spacing, 3.5 GHz Matching, –13 dBFS each tone, included PCB and cable losses

Figure 4-137. TX IMD3 vs DSA Setting at 3.5 GHz



20-MHz tone spacing, 3.5 GHz Matching

Figure 4-138. TX IMD3 vs Digital Amplitude and Channel at 3.5 GHz

3.5 GHz Matching, single carrier 20-MHz BW TM1.1 LTE

Figure 4-139. TX 20-MHz LTE Output Spectrum at 3.5 GHz (Band 42)

Copyright © 2025 Texas Instruments Incorporated

4.12.4 TX Typical Characteristics at 3.5 GHz (continued)

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 491.52MSPS, f_{DAC} = 11796.48MSPS (24x interpolation), interleave mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated



3.5 GHz Matching, single carrier 20-MHz BW TM1.1 LTE

Figure 4-140. TX 20-MHz LTE ACPR vs DSA Setting at 3.5 GHz



3.5 GHz Matching, single carrier 20-MHz BW TM1.1 LTE

Figure 4-141. TX 20-MHz LTE alt-ACPR vs DSA Setting at 3.5 GHz



3.5 GHz Matching, single carrier 20-MHz BW TM1.1 LTE

Figure 4-142. TX 20-MHz LTE ACPR vs Digital Level at 3.5 GHz



3.5 GHz Matching, single carrier 20-MHz BW TM1.1 LTE

Figure 4-143. TX 20-MHz LTE alt-ACPR vs Digital Level at 3.5 GHz



Matching at 3.5 GHz, f_{DAC} = 11.79648GSPS, interleave mode, normalized to output power at harmonic frequency

Figure 4-144. TX Single Tone HD2 vs Frequency and Digital Level at 3.5 GHz



Matching at 3.5 GHz, f_{DAC} = 11.79648GSPS, interleave mode, normalized to output power at harmonic frequency. Dip is due to HD3 falling near DC.

Figure 4-145. TX Single Tone HD3 vs Frequency and Digital Level at 3.5 GHz

4.12.4 TX Typical Characteristics at 3.5 GHz (continued)

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 491.52MSPS, f_{DAC} = 11796.48MSPS (24x interpolation), interleave mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated



Matching at 3.5 GHz, f_{DAC} = 11.79648GSPS, interleave mode.

Figure 4-146. TX Single Tone (–1 dBFS) Output Spectrum at 3.5 GHz (0 - f_{DAC})



Matching at 3.5 GHz, f_{DAC} = 11.79648GSPS, interleave mode.

Figure 4-147. TX Single Tone (–6 dBFS) Output Spectrum at 3.5 GHz (0-f_{DAC})



Matching at 3.5 GHz, f_{DAC} = 11.79648GSPS, interleave mode.

Figure 4-148. TX Single Tone (–12 dBFS) Output Spectrum at 3.5 GHz (0-f_{DAC})

Copyright © 2025 Texas Instruments Incorporated

4.12.5 TX Typical Characteristics at 4.9 GHz

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 491.52MSPS, f_{DAC} = 11796.48MSPS (24x interpolation), interleave mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated



Excluding PCB and cable losses, A_{out} = -0.5dFBS, DSA = 0, 4.9 GHz matching

Figure 4-149. TX Full Scale vs RF Frequency and Channel at 11796.48MSPS



Excluding PCB and cable losses, A_{out} = -0.5dFBS, DSA = 0, 4.9 GHz matching

Figure 4-150. TX Full Scale vs RF Frequency and Channel at 5898.24MSPS, Straight Mode, 2nd Nyquist Zone



f_{DAC} = 11796.48 MSPS, A_{out} = -0.5dFBS, matching 4.9 GHz

Figure 4-151. TX Output Power vs DSA Setting and Channel at 4.9 GHz



f_{DAC}=11796.48MSPS, interleave mode, matching at 4.9 GHz
Differential Gain Error = P_{OUT}(DSA Setting – 1) – P_{OUT}(DSA Setting) + 1

Figure 4-152. TX Uncalibrated Differential Gain Error vs DSA Setting and Channel at 4.9 GHz

4.12.5 TX Typical Characteristics at 4.9 GHz (continued)

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 491.52MSPS, f_{DAC} = 11796.48MSPS (24x interpolation), interleave mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated



f_{DAC}=11796.48MSPS, interleave mode, matching at 4.9 GHz
Differential Gain Error = P_{OUT}(DSA Setting – 1) – P_{OUT}(DSA Setting) + 1

Figure 4-153. TX Calibrated Differential Gain Error vs DSA Setting and Channel at 4.9 GHz



f_{DAC}=11796.48MSPS, interleave mode, matching at 4.9 GHz
Integrated Gain Error = P_{OUT}(DSA Setting) – P_{OUT}(DSA Setting = 0) + (DSA Setting)

Figure 4-154. TX Uncalibrated Integrated Gain Error vs DSA Setting and Channel at 4.9 GHz



f_{DAC} = 11796.48MSPS, interleave mode, matching at 4.9 GHz
Integrated Gain Error = P_{OUT}(DSA Setting) – P_{OUT}(DSA Setting = 0) + (DSA Setting)

Figure 4-155. TX Calibrated Integrated Gain Error vs DSA Setting and Channel at 4.9 GHz



f_{DAC} = 11796.48MSPS, interleaved mode, matching at 4.9 GHz
Differential Gain Error = P_{OUT}(DSA Setting – 1) – P_{OUT}(DSA Setting) + 1

Figure 4-156. TX Uncalibrated Differential Gain Error vs DSA Setting and Temperature at 4.9 GHz

Copyright © 2025 Texas Instruments Incorporated

4.12.5 TX Typical Characteristics at 4.9 GHz (continued)

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 491.52MSPS, f_{DAC} = 11796.48MSPS (24x interpolation), interleave mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated



f_{DAC} = 11796.48MSPS, interleaved mode, matching at 4.9 GHz

Differential Gain Error = P_{OUT}(DSA Setting – 1) – P_{OUT}(DSA Setting) + 1

Figure 4-157. TX Calibrated Differential Gain Error vs DSA Setting and Temperature at 4.9 GHz



f_{DAC} = 11796.48MSPS, interleaved mode, matching at 4.9 GHz

Integrated Gain Error = P_{OUT}(DSA Setting) – P_{OUT}(DSA Setting = 0) + (DSA Setting)

Figure 4-158. TX Uncalibrated Integrated Gain Error vs DSA Setting and Temperature at 4.9 GHz



f_{DAC} = 11796.48MSPS, interleaved mode, matching at 4.9 GHz

Integrated Gain Error = P_{OUT}(DSA Setting) – P_{OUT}(DSA Setting = 0) + (DSA Setting)

Figure 4-159. TX Calibrated Integrated Gain Error vs DSA Setting and Temperature at 4.9 GHz



f_{DAC} = 11796.48MSPS, interleaved mode, matching at 4.9 GHz

Differential Phase Error = $Phase_{OUT}$(DSA Setting – 1) – $Phase_{OUT}$(DSA Setting)

Figure 4-160. TX Uncalibrated Differential Phase Error vs DSA Setting and Channel at 4.9 GHz

4.12.5 TX Typical Characteristics at 4.9 GHz (continued)

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 491.52MSPS, f_{DAC} = 11796.48MSPS (24x interpolation), interleave mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated



f_{DAC} = 11796.48MSPS, interleaved mode, matching at 4.9 GHz
Differential Phase Error = $Phase_{OUT}$(DSA Setting – 1) – $Phase_{OUT}$(DSA Setting)
Phase DNL spike may occur at any DSA setting.

Figure 4-161. TX Calibrated Differential Phase Error vs DSA Setting and Channel at 4.9 GHz



f_{DAC} = 11796.48MSPS, interleaved mode, matching at 4.9 GHz
Integrated Phase Error = Phase(DSA Setting) – Phase(DSA Setting = 0)

Figure 4-162. TX Uncalibrated Integrated Phase Error vs DSA Setting and Channel at 4.9 GHz



f_{DAC} = 11796.48MSPS, interleaved mode, matching at 4.9 GHz
Integrated Phase Error = Phase(DSA Setting) – Phase(DSA Setting = 0)

Figure 4-163. TX Calibrated Integrated Phase Error vs DSA Setting and Channel at 4.9 GHz



f_{DAC} = 11796.48MSPS, interleaved mode, matching at 4.9 GHz
Differential Phase Error = $Phase_{OUT}$(DSA Setting – 1) – $Phase_{OUT}$(DSA Setting)

Figure 4-164. TX Uncalibrated Differential Phase Error vs DSA Setting and Temperature at 4.9 GHz

Copyright © 2025 Texas Instruments Incorporated

4.12.5 TX Typical Characteristics at 4.9 GHz (continued)

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 491.52MSPS, f_{DAC} = 11796.48MSPS (24x interpolation), interleave mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated



f_{DAC} = 11796.48MSPS, interleaved mode, matching at 4.9 GHz

Differential Phase Error = $Phase_{OUT}$(DSA Setting – 1) – $Phase_{OUT}$(DSA Setting)

Figure 4-165. TX Calibrated Differential Phase Error vs DSA Setting and Temperature at 4.9 GHz



f_{DAC} = 11796.48MSPS, interleaved mode, matching at 4.9 GHz

Integrated Phase Error = Phase(DSA Setting) – Phase(DSA Setting = 0)

Figure 4-166. TX Uncalibrated Integrated Phase Error vs DSA Setting and Temperature at 4.9 GHz



f_{DAC} = 11796.48MSPS, interleaved mode, matching at 4.9 GHz, channel with the median variation over DSA setting at 25°C

Integrated Phase Error = Phase(DSA Setting) – Phase(DSA Setting = 0)

Figure 4-167. TX Calibrated Integrated Phase Error vs DSA Setting and Temperature at 4.9 GHz



f_{DAC} = 11796.48MSPS, interleaved mode, matching at 4.9 GHz, P_{OUT} = –13 dBFS

Figure 4-168. TX Output Noise vs Channel and Attenuation at 2.6 GHz

4.12.5 TX Typical Characteristics at 4.9 GHz (continued)

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 491.52MSPS, f_{DAC} = 11796.48MSPS (24x interpolation), interleave mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated



f_{DAC} = 11796.48MSPS, interleaved mode, matching at 4.9 GHz, f_{CENTER} = 4.9GHz, -13 dBFS each tone

Figure 4-169. TX IMD3 vs DSA Setting at 4.9 GHz



f_{DAC} = 11796.48MSPS, interleaved mode, matching at 4.9 GHz, f_{CENTER} = 4.9GHz, –13 dBFS each tone

Figure 4-170. TX IMD3 vs Tone Spacing and Channel at 4.9 GHz



f_{DAC} = 11796.48MSPS, interleaved mode, matching at 4.9 GHz, f_{CENTER} = 4.9GHz, –13 dBFS each tone, worst channel

Figure 4-171. TX IMD3 vs Tone Spacing and Temperature at 4.9 GHz



f_{DAC} = 11796.48MSPS, interleaved mode, matching at 4.9 GHz, f_{CENTER} = 4.9GHz, $f_{SPACING}$ = 20 MHz

Figure 4-172. TX IMD3 vs Digital Level at 4.9 GHz



Matching at 4.9 GHz, Single tone, f_{DAC} = 11.79648GSPS, interleave mode, 40-MHz offset, DSA=0dB

Figure 4-173. TX Single Tone Output Noise vs Frequency and Amplitude at 4.9 GHz



TM1.1, P_{OUT_RMS} = –13 dBFS

Figure 4-174. TX 20-MHz LTE Output Spectrum at 4.9 GHz

Copyright © 2025 Texas Instruments Incorporated

4.12.5 TX Typical Characteristics at 4.9 GHz (continued)

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 491.52MSPS, f_{DAC} = 11796.48MSPS (24x interpolation), interleave mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated



Matching at 4.9 GHz, single carrier 20-MHz BW TM1.1 LTE

Figure 4-175. TX 20-MHz LTE ACPR vs Digital Level at 4.9 GHz



Matching at 4.9 GHz, single carrier 20-MHz BW TM1.1 LTE

Figure 4-176. TX 20-MHz LTE alt-ACPR vs Digital Level at 4.9 GHz



Matching at 4.9 GHz, single carrier 20-MHz BW TM1.1 LTE

Figure 4-177. TX 20-MHz LTE ACPR vs DSA at 4.9 GHz



Matching at 4.9 GHz, single carrier 20-MHz BW TM1.1 LTE

Figure 4-178. TX 20-MHz LTE alt-ACPR vs DSA at 4.9 GHz



Matching at 4.9 GHz, f_{DAC} = 11.79648GSPS, interleave mode, normalized to output power at harmonic frequency

Figure 4-179. TX HD2 vs Digital Amplitude and Output Frequency at 4.9 GHz



Matching at 4.9 GHz, f_{DAC} = 11.79648GSPS, interleave mode, normalized to output power at harmonic frequency

Figure 4-180. TX HD3 vs Digital Amplitude and Output Frequency at 4.9 GHz

4.12.5 TX Typical Characteristics at 4.9 GHz (continued)

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 491.52MSPS, f_{DAC} = 11796.48MSPS (24x interpolation), interleave mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated



f_{DAC} = 11796.48MSPS, interleave mode, 4.9 GHz matching, includes PCB and cable losses. ILn = $f_S/n \pm f_{OUT}$.

Figure 4-181. TX Single Tone (–12 dBFS) Output Spectrum at 4.9 GHz (0-f_{DAC})



f_{DAC} = 11796.48MSPS, interleave mode, 4.9 GHz matching, includes PCB and cable losses. ILn = $f_S/n \pm f_{OUT}$.

Figure 4-182. TX Single Tone (–6 dBFS) Output Spectrum at 4.9 GHz (0-f_{DAC})



f_{DAC} = 11796.48MSPS, interleave mode, 4.9 GHz matching, includes PCB and cable losses. ILn = $f_S/n \pm f_{OUT}$.

Figure 4-183. TX Single Tone (–1 dBFS) Output Spectrum at 4.9 GHz (0-f_{DAC})

Copyright © 2025 Texas Instruments Incorporated

4.12.6 TX Typical Characteristics at 8.1 GHz

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 491.52MSPS, f_{DAC} = 11796.48MSPS (24x interpolation), mixed mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated, 8.1 GHz matching



includes PCB and cable losses.

Figure 4-184. TX Output Power vs Frequency at 8.11 GHz



includes PCB and cable losses.

Figure 4-185. TX Output Power vs DSA Setting at 8.11 GHz



includes PCB and cable losses.

Figure 4-186. TX Output Power vs Temperature at 8.11 GHz



Figure 4-187. TX DSA Uncalibrated Amplitude Differential Nonlinearity at 8.11 GHz

4.12.6 TX Typical Characteristics at 8.1 GHz (continued)

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 491.52MSPS, f_{DAC} = 11796.48MSPS (24x interpolation), mixed mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated, 8.1 GHz matching



Figure 4-188. TX DSA Calibrated Amplitude Differential Nonlinearity at 8.11 GHz



Figure 4-189. TX DSA Uncalibrated Amplitude Differential Nonlinearity at 8.11 GHz



Figure 4-190. TX DSA Calibrated Amplitude Differential Nonlinearity at 8.11 GHz



Figure 4-191. TX DSA Uncalibrated Amplitude Integrated Nonlinearity at 8.11 GHz



Figure 4-192. TX DSA Calibrated Amplitude Integrated Nonlinearity at 8.11 GHz



Figure 4-193. TX DSA Uncalibrated Amplitude Integrated Nonlinearity at 8.11 GHz

Copyright © 2025 Texas Instruments Incorporated

4.12.6 TX Typical Characteristics at 8.1 GHz (continued)

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 491.52MSPS, f_{DAC} = 11796.48MSPS (24x interpolation), mixed mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated, 8.1 GHz matching



Figure 4-194. TX DSA Calibrated Amplitude Integrated Nonlinearity at 8.11 GHz



Figure 4-195. TX DSA Uncalibrated Phase Differential Nonlinearity at 8.11 GHz



Figure 4-196. TX DSA Calibrated Phase Differential Nonlinearity at 8.11 GHz



Figure 4-197. TX DSA Uncalibrated Phase Differntial Nonlinearity at 8.11 GHz



Figure 4-198. TX DSA Calibrated Phase Differential Nonlinearity at 8.11 GHz



Figure 4-199. TX DSA Uncalibrated Phase Integrated Nonlinearity at 8.11 GHz

4.12.6 TX Typical Characteristics at 8.1 GHz (continued)

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 491.52MSPS, f_{DAC} = 11796.48MSPS (24x interpolation), mixed mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated, 8.1 GHz matching



Figure 4-200. TX DSA Calibrated Phase Integrated Nonlinearity at 8.11 GHz



Figure 4-201. TX DSA Uncalibrated Phase Integrated Nonlinearity at 8.11 GHz



Figure 4-202. TX DSA Calibrated Phase Integrated Nonlinearity at 8.11 GHz



Figure 4-203. TX Single Tone Output Spectrum at 8.11 GHz



Figure 4-204. TX Single Tone Output Spectrum at 8.11 GHz



Figure 4-205. TX Single Tone Output Spectrum at 8.11 GHz

Copyright © 2025 Texas Instruments Incorporated

4.12.6 TX Typical Characteristics at 8.1 GHz (continued)

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 491.52MSPS, f_{DAC} = 11796.48MSPS (24x interpolation), mixed mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated, 8.1 GHz matching



–6 dBFS

Figure 4-206. TX Single Tone Output Spectrum at 8.11 GHz



–12 dBFS

Figure 4-207. TX Single Tone Output Spectrum at 8.11 GHz



–12 dBFS

Figure 4-208. TX Single Tone Output Spectrum at 8.11 GHz



50-MHz tone spacing, –7 dBFS each tone

Figure 4-209. TX Dual Tone Output Spectrum at 8.11 GHz



50-MHz tone spacing, –7 dBFS each tone

Figure 4-210. TX Dual Tone Output Spectrum at 8.11 GHz



50-MHz tone spacing, –12 dBFS each tone

Figure 4-211. TX Dual Tone Output Spectrum at 8.11 GHz

4.12.6 TX Typical Characteristics at 8.1 GHz (continued)

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 491.52MSPS, f_{DAC} = 11796.48MSPS (24x interpolation), mixed mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated, 8.1 GHz matching



50-MHz tone spacing, –12 dBFS each tone

Figure 4-212. TX Dual Tone Output Spectrum at 8.11 GHz



50-MHz tone spacing, –30 dBFS each tone

Figure 4-213. TX Dual Tone Output Spectrum at 8.11 GHz



50-MHz tone spacing, –30 dBFS each tone

Figure 4-214. TX Dual Tone Output Spectrum at 8.11 GHz



50-MHz tone spacing, –60 dBFS each tone

Figure 4-215. TX Dual Tone Output Spectrum at 8.11 GHz



50-MHz tone spacing, –60 dBFS each tone

Figure 4-216. TX Dual Tone Output Spectrum at 8.11 GHz



50-MHz tone spacing

Figure 4-217. TX IMD3 vs Digital Amplitude at 8.11 GHz

Copyright © 2025 Texas Instruments Incorporated

4.12.6 TX Typical Characteristics at 8.1 GHz (continued)

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 491.52MSPS, f_{DAC} = 11796.48MSPS (24x interpolation), mixed mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated, 8.1 GHz matching



50-MHz tone spacing

Figure 4-218. TX IMD3 vs Digital Amplitude at 8.11 GHz



50-MHz tone spacing

Figure 4-219. TX IMD3 vs DSA Setting at 8.11 GHz



50-MHz tone spacing

Figure 4-220. TX IMD3 vs DSA Setting at 8.11 GHz



50-MHz tone spacing

Figure 4-221. TX 2-Tone SFDR vs Digital Amplitude at 8.11 GHz



50-MHz offset

Figure 4-222. TX NSD vs Digital Amplitude at 8.11 GHz



50-MHz offset

Figure 4-223. TX NSD vs Digital Amplitude at 8.11 GHz

4.12.6 TX Typical Characteristics at 8.1 GHz (continued)

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 491.52MSPS, f_{DAC} = 11796.48MSPS (24x interpolation), mixed mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated, 8.1 GHz matching



50-MHz offset

Figure 4-224. TX NSD vs DSA Setting at 8.11 GHz



50-MHz offset

Figure 4-225. TX NSD vs DSA Setting at 8.11 GHz



Figure 4-226. TX NR100MHz ACPR vs DSA Setting 8.11 GHz



Figure 4-227. TX NR100MHz alt-ACPR vs DSA Setting 8.11 GHz



Figure 4-228. TX NR100MHz EVM vs DSA Setting 8.11 GHz

Copyright © 2025 Texas Instruments Incorporated

4.12.6 TX Typical Characteristics at 8.1 GHz (continued)

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 491.52MSPS, f_{DAC} = 11796.48MSPS (24x interpolation), mixed mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated, 8.1 GHz matching



	Offs Freq	Integ BW	Lower ACP dBc	Lower ACP dBm	Lower Ref Carrier dBm	Lower Ref Carrier Car #	Upper ACP dBc	Upper ACP dBm	Upper Ref Carrier dBm	Upper Ref Carrier Car #	Filter
A	100.0 MHz	98.00 MHz	-57.49	-74.00	-16.51	1	-57.70	-74.22	-16.51	1	-3 dB
B	200.0 MHz	98.00 MHz	-57.82	-74.34	-16.51	1	-58.74	-75.26	-16.51	1	-3 dB
C	300.0 MHz	98.00 MHz	-56.85	-73.36	-16.51	1	-58.25	-74.76	-16.51	1	-3 dB

Figure 4-229. TX 100MHz NR Output Spectrum at 8.11 GHz



Figure 4-230. TX 100MHz NR EVM at 8.11 GHz

4.12.6 TX Typical Characteristics at 8.1 GHz (continued)

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 491.52MSPS, f_{DAC} = 11796.48MSPS (24x interpolation), mixed mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated, 8.1 GHz matching



Figure 4-231. TX 4x100MHz NR Output Spectrum 8.11 GHz



Figure 4-232. TX 4x100MHz NR Output Spectrum 8.11 GHz

Copyright © 2025 Texas Instruments Incorporated

4.12.7 TX Typical Characteristics at 9.6 GHz

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 1474.56 MSPS, f_{DAC} = 11796.48MSPS (8x interpolation), Mixed mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated, 9.6 GHz matching



Includes PCB and cable losses.

Figure 4-233. TX Output Power vs Frequency at 9.61 GHz



Includes PCB and cable losses.

Figure 4-234. TX Output Power vs Frequency at 9.61 GHz



Includes PCB and cable losses.

Figure 4-235. TX Output Power vs DSA Setting at 9.61 GHz



Figure 4-236. TX DSA Uncalibrated Amplitude Differential Nonlinearity



Figure 4-237. TX DSA Calibrated Amplitude Differential Nonlinearity



Figure 4-238. TX DSA Uncalibrated Amplitude Differential Nonlinearity

4.12.7 TX Typical Characteristics at 9.6 GHz (continued)

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 1474.56 MSPS, f_{DAC} = 11796.48MSPS (8x interpolation), Mixed mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated, 9.6 GHz matching



Figure 4-239. TX DSA Calibrated Amplitude Differential Nonlinearity



Figure 4-240. TX DSA Uncalibrated Amplitude Integrated Nonlinearity



Figure 4-241. TX DSA Calibrated Amplitude Integrated Nonlinearity



Figure 4-242. TX DSA Uncalibrated Amplitude Integrated Nonlinearity



Figure 4-243. TX DSA Calibrated Amplitude Integrated Nonlinearity



Figure 4-244. TX DSA Uncalibrated Phase Differential Nonlinearity

Copyright © 2025 Texas Instruments Incorporated

4.12.7 TX Typical Characteristics at 9.6 GHz (continued)

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 1474.56 MSPS, f_{DAC} = 11796.48MSPS (8x interpolation), Mixed mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated, 9.6 GHz matching



Figure 4-245. TX DSA Calibrated Phase Differential Nonlinearity



Figure 4-246. TX DSA Uncalibrated Phase Differential Nonlinearity



Figure 4-247. TX DSA Calibrated Phase Differential Nonlinearity



Figure 4-248. TX DSA Uncalibrated Phase Integrated Nonlinearity



Figure 4-249. TX DSA Calibrated Phase Integrated Nonlinearity



Figure 4-250. TX DSA Uncalibrated Phase Integrated Nonlinearity

4.12.7 TX Typical Characteristics at 9.6 GHz (continued)

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 1474.56 MSPS, f_{DAC} = 11796.48MSPS (8x interpolation), Mixed mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated, 9.6 GHz matching



Figure 4-251. TX DSA Calibrated Amplitude Integrated Nonlinearity



50-MHz tone spacing

Figure 4-252. TX IMD3 vs Digital Amplitude at 9.61 GHz



50-MHz tone spacing

Figure 4-253. TX IMD3 vs Digital Amplitude at 9.61 GHz



50-MHz tone spacing

Figure 4-254. TX IMD3 vs DSA Setting at 9.61 GHz

Copyright © 2025 Texas Instruments Incorporated

4.12.7 TX Typical Characteristics at 9.6 GHz (continued)

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 1474.56 MSPS, f_{DAC} = 11796.48MSPS (8x interpolation), Mixed mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated, 9.6 GHz matching



50-MHz tone spacing

Figure 4-255. TX IMD3 vs DSA Setting at 9.61 GHz



50-MHz tone spacing

Figure 4-256. TX IMD3 vs DSA Setting at 9.61 GHz



Figure 4-257. TX IMD3 vs Tone Spacing at 9.61 GHz



Figure 4-258. TX IMD3 vs Tone Spacing at 9.61 GHz



Figure 4-259. TX IMD3 vs Tone Spacing at 9.61 GHz



Figure 4-260. TX NSD vs Digital Amplitude at 9.61 GHz

4.12.7 TX Typical Characteristics at 9.6 GHz (continued)

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 1474.56 MSPS, f_{DAC} = 11796.48MSPS (8x interpolation), Mixed mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated, 9.6 GHz matching



Figure 4-261. TX NSD vs Digital Amplitude at 9.61 GHz



Figure 4-262. TX NSD vs DSA Setting at 9.61 GHz



Figure 4-263. TX NSD vs DSA Setting at 9.61 GHz



Figure 4-264. TX NSD vs DSA Setting at 9.61 GHz



50-MHz tone spacing

Figure 4-265. TX 2-tone SFDR vs Digital Amplitude at 9.61 GHz



Includes PCB and cable losses.

Figure 4-266. TX Single Tone Spectrum at 9.61 GHz and -1dBFS (wideband)

Copyright © 2025 Texas Instruments Incorporated

4.12.7 TX Typical Characteristics at 9.6 GHz (continued)

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 1474.56 MSPS, f_{DAC} = 11796.48MSPS (8x interpolation), Mixed mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated, 9.6 GHz matching



Includes PCB and cable losses.

Figure 4-267. TX Single Tone Spectrum at 9.61 GHz and -1dBFS (1.2GHz BW)



Includes PCB and cable losses.

Figure 4-268. TX Single Tone Spectrum at 9.61 GHz and -6dBFS (wideband)



Includes PCB and cable losses.

Figure 4-269. TX Single Tone Spectrum at 9.61 GHz and -6dBFS (1.2GHz BW)



Includes PCB and cable losses.

Figure 4-270. TX Single Tone Spectrum at 9.61 GHz and -12dBFS (wideband)

4.12.7 TX Typical Characteristics at 9.6 GHz (continued)

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 1474.56 MSPS, f_{DAC} = 11796.48MSPS (8x interpolation), Mixed mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated, 9.6 GHz matching



Includes PCB and cable losses.

Figure 4-271. TX Single Tone Spectrum at 9.61 GHz and -12dBFS (1.2GHz BW)



Includes PCB and cable losses, 50-MHz tone spacing.

Figure 4-272. TX 2-Tone Spectrum at 9.61 GHz and -7dBFS (wideband)



Includes PCB and cable losses, 50-MHz tone spacing.

Figure 4-273. TX 2-Tone Spectrum at 9.61 GHz and -7dBFS (1.2GHz BW)



Includes PCB and cable losses, 50-MHz tone spacing.

Figure 4-274. TX 2-Tone Spectrum at 9.61 GHz and -13dBFS (wideband)

Copyright © 2025 Texas Instruments Incorporated

4.12.7 TX Typical Characteristics at 9.6 GHz (continued)

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 1474.56 MSPS, f_{DAC} = 11796.48MSPS (8x interpolation), Mixed mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated, 9.6 GHz matching



Includes PCB and cable losses, 50-MHz tone spacing.

Figure 4-275. TX 2-Tone Spectrum at 9.61 GHz and -13dBFS (1.2GHz BW)



Includes PCB and cable losses, 50-MHz tone spacing.

Figure 4-276. TX 2-Tone Spectrum at 9.61 GHz and -30dBFS Each (wideband)



Includes PCB and cable losses, 50-MHz tone spacing.

Figure 4-277. TX 2-Tone Spectrum at 9.61 GHz and -30dBFS Each (1.2GHz BW)



Includes PCB and cable losses, 50-MHz tone spacing.

Figure 4-278. TX 2-Tone Spectrum at 9.61 GHz and -60dBFS Each (wideband)

4.12.7 TX Typical Characteristics at 9.6 GHz (continued)

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 1474.56 MSPS, f_{DAC} = 11796.48MSPS (8x interpolation), Mixed mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated, 9.6 GHz matching



Includes PCB and cable losses, 50-MHz tone spacing.

Figure 4-279. TX 2-Tone Spectrum at 9.61 GHz and -60dBFS Each (1.2GHz BW)



Single sideband, external clock mode, input clock phase noise removed

Figure 4-280. TX Additive Phase Noise vs Offset Frequency at 9.61 GHz



Figure 4-281. TX NR100MHz ACPR vs DSA Setting at 9.61 GHz



Figure 4-282. TX NR100MHz alt-ACPR vs DSA Setting at 9.61 GHz



Figure 4-283. TX NR100MHz EVM vs DSA Setting at 9.61 GHz

Copyright © 2025 Texas Instruments Incorporated

4.12.7 TX Typical Characteristics at 9.6 GHz (continued)

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 1474.56 MSPS, f_{DAC} = 11796.48MSPS (8x interpolation), Mixed mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated, 9.6 GHz matching



	Offs Freq	Integ BW	Lower ACP dBc	Lower ACP dBm	Lower Ref Carrier dBm	Lower Ref Carrier Car #	Upper ACP dBc	Upper ACP dBm	Upper Ref Carrier dBm	Upper Ref Carrier Car #	Filter
A	100.0 MHz	98.00 MHz	-57.94	-75.01	-17.07	1	-58.59	-75.66	-17.07	1	-3 dB
B	200.0 MHz	98.00 MHz	-58.22	-75.29	-17.07	1	-58.58	-75.65	-17.07	1	-3 dB
C	300.0 MHz	98.00 MHz	-59.00	-76.07	-17.07	1	-58.82	-75.89	-17.07	1	-3 dB

Includes PCB and cable losses.

Figure 4-284. TX NR100MHz Output Spectrum at 9.61 GHz



	Offs Freq	Integ BW	Lower ACP dBc	Lower ACP dBm	Lower Ref Carrier dBm	Lower Ref Carrier Car #	Upper ACP dBc	Upper ACP dBm	Upper Ref Carrier dBm	Upper Ref Carrier Car #	Filter
A	100.0 MHz	98.00 MHz	-52.20	-75.38	-23.18	4	-52.45	-75.63	-23.18	4	-3 dB
B	200.0 MHz	98.00 MHz	-52.68	-75.86	-23.18	4	-52.50	-75.68	-23.18	4	-3 dB
C	300.0 MHz	98.00 MHz	-51.69	-74.87	-23.18	4	-52.22	-75.40	-23.18	4	-3 dB

Includes PCB and cable losses.

Figure 4-285. TX 4xNR100MHz Output Spectrum at 9.61 GHz

4.12.7 TX Typical Characteristics at 9.6 GHz (continued)

Typical values at T_A = +25°C with nominal supplies. Default conditions: TX input data rate = 1474.56 MSPS, f_{DAC} = 11796.48MSPS (8x interpolation), Mixed mode, 1st Nyquist zone output, PLL clock mode with f_{REF} = 491.52 MHz, A_{OUT} = –1 dBFS, DSA = 0 dB, Sin(x)/x enabled, DSA calibrated, 9.6 GHz matching



Note

Includes PCB and cable losses.

Figure 4-286. TX 100MHz NR EVM at 9.61 GHz

4.12.8 RX Typical Characteristics at 800 MHz

Typical values at T_A = +25°C, ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52MSPS (decimate by 6), PLL clock mode with f_{REF} = 491.52 MHz, A_{IN} = –3 dBFS, DSA setting = 4 dB.



With 0.8 GHz matching, normalized to 830 MHz

Figure 4-287. RX In-Band Gain Flatness for Channel 1RX, f_{IN} = 830 MHz



With 0.8 GHz matching, normalized to fullscale at 25°C for each channel

Figure 4-288. RX Input Fullscale vs Temperature and Channel at 800MHz

Copyright © 2025 Texas Instruments Incorporated

4.12.8 RX Typical Characteristics at 800 MHz (continued)

Typical values at T_A = +25°C, ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52MSPS (decimate by 6), PLL clock mode with f_{REF} = 491.52 MHz, A_{IN} = –3 dBFS, DSA setting = 4 dB.



With 0.8 GHz matching, normalized to phase at 25°C

Figure 4-289. RX Input Phase vs Temperature and DSA at f_{OUT} = 0.8 GHz



With 0.8 GHz matching

Differential Amplitude Error = P_{IN}(DSA Setting – 1) – P_{IN}(DSA Setting) + 1

Figure 4-290. RX Uncalibrated Differential Amplitude Error vs DSA Setting at 0.8 GHz



With 0.8 GHz matching

Differential Amplitude Error = P_{IN}(DSA Setting – 1) – P_{IN}(DSA Setting) + 1

Figure 4-291. RX Calibrated Differential Amplitude Error vs DSA Setting at 0.8 GHz



With 0.8 GHz matching

Integrated Amplitude Error = P_{IN}(DSA Setting) – P_{IN}(DSA Setting = 0) + (DSA Setting)

Figure 4-292. RX Uncalibrated Integrated Amplitude Error vs DSA Setting at 0.8 GHz

4.12.8 RX Typical Characteristics at 800 MHz (continued)

Typical values at T_A = +25°C, ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52MSPS (decimate by 6), PLL clock mode with f_{REF} = 491.52 MHz, A_{IN} = –3 dBFS, DSA setting = 4 dB.



With 0.8 GHz matching
Integrated Amplitude Error = P_{IN}(DSA Setting) – P_{IN}(DSA Setting = 0) + (DSA Setting)

Figure 4-293. RX Calibrated Integrated Amplitude Error vs DSA Setting at 2.6 GHz



With 0.8 GHz matching
Differential Phase Error = $Phase_{IN}$(DSA Setting – 1) – $Phase_{IN}$(DSA Setting)

Figure 4-294. RX Uncalibrated Differential Phase Error vs DSA Setting at 0.8 GHz



With 0.8 GHz matching
Differential Phase Error = $Phase_{IN}$(DSA Setting – 1) – $Phase_{IN}$(DSA Setting)

Figure 4-295. RX Calibrated Differential Phase Error vs DSA Setting at 0.8 GHz



With 0.8 GHz matching
Integrated Phase Error = Phase(DSA Setting) – Phase(DSA Setting = 0)

Figure 4-296. RX Uncalibrated Integrated Phase Error vs DSA Setting at 0.8 GHz

Copyright © 2025 Texas Instruments Incorporated

4.12.8 RX Typical Characteristics at 800 MHz (continued)

Typical values at T_A = +25°C, ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52MSPS (decimate by 6), PLL clock mode with f_{REF} = 491.52 MHz, A_{IN} = –3 dBFS, DSA setting = 4 dB.



With 0.8 GHz matching

Integrated Phase Error = Phase(DSA Setting) – Phase(DSA Setting = 0)

Figure 4-297. RX Calibrated Integrated Phase Error vs DSA Setting at 0.8 GHz



With 0.8 GHz matching, f_{IN} = 840 MHz, A_{IN}= –3 dBFS

Figure 4-298. RX Output FFT at 0.8 GHz



With 0.8 GHz matching, 12.5-MHz offset from tone

Figure 4-299. RX Noise Spectral Density vs Temperature at 0.8 GHz



With 0.8 GHz matching, DSA Setting = 12 dB, 12.5-MHz offset from tone

Figure 4-300. RX Noise Spectral Density vs Input Amplitude and Temperature at 0.8 GHz



With 0.8 GHz matching, 12.5-MHz offset from tone

Figure 4-301. RX Noise Spectral Density vs Input Amplitude and Channel at 0.8 GHz



With 0.8 GHz matching, each tone –7 dBFS, tone spacing = 20 MHz

Figure 4-302. RX IMD3 vs DSA Setting and Temperature at 0.8 GHz

4.12.8 RX Typical Characteristics at 800 MHz (continued)

Typical values at T_A = +25°C, ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52MSPS (decimate by 6), PLL clock mode with f_{REF} = 491.52 MHz, A_{IN} = –3 dBFS, DSA setting = 4 dB.



With 0.8 GHz matching, each tone –7 dBFS, tone spacing = 20 MHz

Figure 4-303. RX IMD5 vs DSA Setting and Temperature at 0.8 GHz



With 0.8 GHz matching, tone spacing = 20 MHz, DSA = 4 dB

Figure 4-304. RX IMD3 vs Input Level and Temperature at 0.8 GHz



With 0.8 GHz matching, tone spacing = 20 MHz, DSA = 12 dB

Figure 4-305. RX IMD3 vs Input Level and Temperature at 0.8 GHz



With 0.8 GHz matching, tone spacing = 20 MHz, DSA = 12 dB

Figure 4-306. RX IMD5 vs Input Level and Temperature at 0.8 GHz



With 0.8 GHz matching, measured after HD2 trim, DDC bypass mode (TI only mode for characterization)

Figure 4-307. RX HD2 vs DSA Setting and Channel at 0.8 GHz



With 0.8 GHz matching, measured after HD2 trim, DDC bypass mode (TI only mode for characterization)

Figure 4-308. RX HD2 vs DSA Setting and Temperature at 0.8 GHz

Copyright © 2025 Texas Instruments Incorporated

4.12.8 RX Typical Characteristics at 800 MHz (continued)

Typical values at T_A = +25°C, ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52MSPS (decimate by 6), PLL clock mode with f_{REF} = 491.52 MHz, A_{IN} = –3 dBFS, DSA setting = 4 dB.



With 0.8 GHz matching, measured after HD2 trim, DDC bypass mode (TI only mode for characterization)

Figure 4-309. RX HD2 vs Input Level and Temperature at 0.8 GHz



With 0.8 GHz matching, DDC bypass mode (TI only mode for characterization)

Figure 4-310. RX HD3 vs DSA Setting and Channel at 0.8 GHz



With 0.8 GHz matching, DDC bypass mode (TI only mode for characterization)

Figure 4-311. RX HD3 vs DSA Setting and Temperature at 0.8 GHz



With 0.8 GHz matching, DDC bypass mode (TI only mode for characterization)

Figure 4-312. RX HD3 vs Input Level and Channel at 0.8 GHz



With 0.8 GHz matching, DDC bypass mode (TI only mode for characterization)

Figure 4-313. RX HD3 vs Input Level and Temperature at 0.8 GHz



With 0.8 GHz matching

Figure 4-314. RX Non-HD2/3 vs DSA Setting at 0.8 GHz

4.12.8 RX Typical Characteristics at 800 MHz (continued)

Typical values at T_A = +25°C, ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52MSPS (decimate by 6), PLL clock mode with f_{REF} = 491.52 MHz, A_{IN} = –3 dBFS, DSA setting = 4 dB.



With 0.8 GHz matching, –7 dBFS each tone, 20-MHz tone spacing, all supplies at MIN, TYP, or MAX recommended operating voltages

Figure 4-315. RX IMD3 vs Supply and Channel at 0.8 GHz



With 0.8 GHz matching, –7 dBFS each tone, 20-MHz tone spacing, all supplies at MIN, TYP, or MAX recommended operating voltages

Figure 4-316. RX IMD5 vs Supply and Channel at 0.8 GHz



With 0.8 GHz matching, 12.5-MHz offset, all supplies at MIN, TYP, or MAX recommended operating voltages

Figure 4-317. RX Noise Spectral Density vs Supply and Channel at 0.8 GHz

Copyright © 2025 Texas Instruments Incorporated

4.12.9 RX Typical Characteristics at 1.75 GHz – 1.9 GHz

Typical values at T_A = +25°C, ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52MSPS (decimate by 6), PLL clock mode with f_{REF} = 491.52 MHz, A_{IN} = –3 dBFS, DSA setting = 4 dB.



With 1.8 GHz matching, normalized to 1.75 GHz

Figure 4-318. RX In-Band Gain Flatness, f_{IN} = 1750 MHz



With 1.8 GHz matching, normalized to fullscale at 25°C for each channel

Figure 4-319. RX Input Fullscale vs Temperature and Channel at 1.75 GHz



With 2.6 GHz matching, normalized to phase at 25°C

Figure 4-320. RX Input Phase vs Temperature and DSA at f_{IN} = 1.75 GHz



With 1.8 GHz matching

Differential Amplitude Error = P_{IN}(DSA Setting – 1) – P_{IN}(DSA Setting) + 1

Figure 4-321. RX Uncalibrated Differential Amplitude Error vs DSA Setting at 1.75 GHz

4.12.9 RX Typical Characteristics at 1.75 GHz – 1.9 GHz (continued)

Typical values at T_A = +25°C, ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52MSPS (decimate by 6), PLL clock mode with f_{REF} = 491.52 MHz, A_{IN} = –3 dBFS, DSA setting = 4 dB.



With 1.8 GHz matching
Differential Amplitude Error = P_{IN}(DSA Setting – 1) – P_{IN}(DSA Setting) + 1

Figure 4-322. RX Calibrated Differential Amplitude Error vs DSA Setting at 1.75 GHz



With 1.8 GHz matching
Integrated Amplitude Error = P_{IN}(DSA Setting) – P_{IN}(DSA Setting = 0) + (DSA Setting)

Figure 4-323. RX Uncalibrated Integrated Amplitude Error vs DSA Setting at 1.75 GHz



With 1.8 GHz matching
Integrated Amplitude Error = P_{IN}(DSA Setting) – P_{IN}(DSA Setting = 0) + (DSA Setting)

Figure 4-324. RX Calibrated Integrated Amplitude Error vs DSA Setting at 1.75 GHz



With 1.8 GHz matching
Differential Phase Error = $Phase_{IN}$(DSA Setting – 1) – $Phase_{IN}$(DSA Setting)

Figure 4-325. RX Uncalibrated Differential Phase Error vs DSA Setting at 1.75 GHz

Copyright © 2025 Texas Instruments Incorporated

4.12.9 RX Typical Characteristics at 1.75 GHz – 1.9 GHz (continued)

Typical values at T_A = +25°C, ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52MSPS (decimate by 6), PLL clock mode with f_{REF} = 491.52 MHz, A_{IN} = –3 dBFS, DSA setting = 4 dB.



With 1.8 GHz matching

Differential Phase Error = $Phase_{IN}$(DSA Setting – 1) – $Phase_{IN}$(DSA Setting)

Figure 4-326. RX Calibrated Differential Phase Error vs DSA Setting at 1.75 GHz



With 1.8 GHz matching

Integrated Phase Error = Phase(DSA Setting) – Phase(DSA Setting = 0)

Figure 4-327. RX Uncalibrated Integrated Phase Error vs DSA Setting at 1.75 GHz



With 1.8 GHz matching

Integrated Phase Error = Phase(DSA Setting) – Phase(DSA Setting = 0)

Figure 4-328. RX Calibrated Integrated Phase Error vs DSA Setting at 1.75 GHz



With 1.8 GHz matching, f_{IN} = 2610 MHz, A_{IN}= –3 dBFS

Figure 4-329. RX Output FFT at 1.75 GHz

4.12.9 RX Typical Characteristics at 1.75 GHz – 1.9 GHz (continued)

Typical values at T_A = +25°C, ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52MSPS (decimate by 6), PLL clock mode with f_{REF} = 491.52 MHz, A_{IN} = –3 dBFS, DSA setting = 4 dB.



With 1.8 GHz matching, 12.5-MHz offset from tone

Figure 4-330. RX Noise Spectral Density vs Temperature at 1.75 GHz



With 1.8 GHz matching, DSA Setting = 12 dB, 12.5-MHz offset from tone

Figure 4-331. RX Noise Spectral Density vs Input Amplitude and Temperature at 1.75 GHz



With 1.8 GHz matching, 12.5-MHz offset from tone

Figure 4-332. RX Noise Spectral Density vs Input Amplitude and Channel at 1.75 GHz



With 1.8 GHz matching, each tone –7 dBFS, tone spacing = 20 MHz

Figure 4-333. RX IMD3 vs DSA Setting and Temperature at 1.75 GHz



With 1.8 GHz matching, tone spacing = 20 MHz, DSA = 4 dB

Figure 4-334. RX IMD3 vs Input Level and Temperature at 1.75 GHz



With 1.8 GHz matching, tone spacing = 20 MHz, DSA = 12 dB

Figure 4-335. RX IMD3 vs Input Level and Temperature at 1.75 GHz

Copyright © 2025 Texas Instruments Incorporated

4.12.9 RX Typical Characteristics at 1.75 GHz – 1.9 GHz (continued)

Typical values at T_A = +25°C, ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52MSPS (decimate by 6), PLL clock mode with f_{REF} = 491.52 MHz, A_{IN} = –3 dBFS, DSA setting = 4 dB.



With 1.8 GHz matching, f_{in} = 1900MHz, measured after HD2 trim, DDC bypass mode (TI only mode for characterization)

Figure 4-336. RX HD2 vs DSA Setting and Channel at 1.9 GHz



With 1.8 GHz matching, f_{in} = 1900MHz, measured after HD2 trim, DDC bypass mode (TI only mode for characterization)

Figure 4-337. RX HD2 vs DSA Setting and Temperature at 1.9 GHz



With 1.8 GHz matching, f_{in} = 1900MHz, measured after HD2 trim, DDC bypass mode (TI only mode for characterization)

Figure 4-338. RX HD2 vs Input Amplitude and Channel at 1.9 GHz



With 1.8 GHz matching, f_{in} = 1900MHz, measured after HD2 trim, DDC bypass mode (TI only mode for characterization)

Figure 4-339. RX HD2 vs Input Amplitude and Temperature at 1.9 GHz



With 1.8 GHz matching, f_{in} = 1900MHz, DDC bypass mode (TI only mode for characterization)

Figure 4-340. RX HD3 vs DSA Setting and Channel at 1.9 GHz



With 1.8 GHz matching, f_{in} = 1900MHz, DDC bypass mode (TI only mode for characterization)

Figure 4-341. RX HD3 vs DSA Setting and Temperature at 1.9 GHz

4.12.9 RX Typical Characteristics at 1.75 GHz – 1.9 GHz (continued)

Typical values at T_A = +25°C, ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52MSPS (decimate by 6), PLL clock mode with f_{REF} = 491.52 MHz, A_{IN} = –3 dBFS, DSA setting = 4 dB.



With 1.8 GHz matching, f_{in} = 1900MHz, DDC bypass mode (TI only mode for characterization)

Figure 4-342. RX HD3 vs Input Level and Channel at 1.9 GHz



With 1.8 GHz matching, f_{in} = 1900MHz, DDC bypass mode (TI only mode for characterization)

Figure 4-343. RX HD3 vs Input Level and Temperature at 1.9 GHz



With 1.8 GHz matching, decimated by 3

Figure 4-344. RX In-Band SFDR (±400 MHz) vs Input Amplitude at 1.75 GHz



With 1.8 GHz matching

Figure 4-345. RX Non-HD2/3 vs DSA Setting at 1.75 GHz



With 1.8 GHz matching, –7 dBFS each tone, 20-MHz tone spacing, all supplies at MIN, TYP, or MAX recommended operating voltages

Figure 4-346. RX IMD3 vs Supply and Channel at 1.75 GHz



With 1.8 GHz matching, 12.5-MHz offset, all supplies at MIN, TYP, or MAX recommended operating voltages

Figure 4-347. RX Noise Spectral Density vs Supply and Channel at 1.75 GHz

Copyright © 2025 Texas Instruments Incorporated

4.12.10 RX Typical Characteristics at 2.6 GHz

Typical values at T_A = +25°C, ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52MSPS (decimate by 6), PLL clock mode with f_{REF} = 491.52 MHz, A_{IN} = –3 dBFS, DSA setting = 4 dB.



With matching, normalized to power at 2.6 GHz for each DSA setting

Figure 4-348. RX Inband Gain Flatness, f_{IN} = 2600 MHz



With 2.6 GHz matching, normalized to fullscale at 25°C for each channel

Figure 4-349. RX Input Fullscale vs Temperature and Channel at 2.6 GHz



With 2.6 GHz matching, normalized to phase at 25°C

Figure 4-350. RX Input Phase vs Temperature and DSA at f_{OUT} = 2.6 GHz



With 2.6 GHz matching

Differential Amplitude Error = P_{IN}(DSA Setting – 1) – P_{IN}(DSA Setting) + 1

Figure 4-351. RX Uncalibrated Differential Amplitude Error vs DSA Setting at 2.6 GHz



With 2.6 GHz matching

Differential Amplitude Error = P_{IN}(DSA Setting – 1) – P_{IN}(DSA Setting) + 1

Figure 4-352. RX Calibrated Differential Amplitude Error vs DSA Setting at 2.6 GHz



With 2.6 GHz matching

Integrated Amplitude Error = P_{IN}(DSA Setting) – P_{IN}(DSA Setting = 0) + (DSA Setting)

Figure 4-353. RX Uncalibrated Integrated Amplitude Error vs DSA Setting at 2.6 GHz

4.12.10 RX Typical Characteristics at 2.6 GHz (continued)

Typical values at T_A = +25°C, ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52MSPS (decimate by 6), PLL clock mode with f_{REF} = 491.52 MHz, A_{IN} = –3 dBFS, DSA setting = 4 dB.



With 2.6 GHz matching
Integrated Amplitude Error = P_{IN}(DSA Setting) – P_{IN}(DSA Setting = 0) + (DSA Setting)

Figure 4-354. RX Calibrated Integrated Amplitude Error vs DSA Setting at 2.6 GHz



With 2.6 GHz matching
Differential Phase Error = $Phase_{IN}$(DSA Setting – 1) – $Phase_{IN}$(DSA Setting)

Figure 4-355. RX Uncalibrated Differential Phase Error vs DSA Setting at 2.6 GHz



With 2.6 GHz matching
Differential Phase Error = $Phase_{IN}$(DSA Setting – 1) – $Phase_{IN}$(DSA Setting)

Figure 4-356. RX Calibrated Differential Phase Error vs DSA Setting at 2.6 GHz



With 2.6 GHz matching
Integrated Phase Error = Phase(DSA Setting) – Phase(DSA Setting = 0)

Figure 4-357. RX Uncalibrated Integrated Phase Error vs DSA Setting at 2.6 GHz



With 2.6 GHz matching
Integrated Phase Error = Phase(DSA Setting) – Phase(DSA Setting = 0)

Figure 4-358. RX Calibrated Integrated Phase Error vs DSA Setting at 2.6 GHz



With 2.6 GHz matching, f_{IN} = 2610 MHz, A_{IN}= –3 dBFS

Figure 4-359. RX Output FFT at 2.6 GHz

Copyright © 2025 Texas Instruments Incorporated

4.12.10 RX Typical Characteristics at 2.6 GHz (continued)

Typical values at T_A = +25°C, ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52MSPS (decimate by 6), PLL clock mode with f_{REF} = 491.52 MHz, A_{IN} = –3 dBFS, DSA setting = 4 dB.



With 2.6 GHz matching, 12.5-MHz offset from tone

Figure 4-360. RX Noise Spectral Density vs Temperature at 2.6 GHz



With 2.6 GHz matching, DSA Setting = 12 dB, 12.5-MHz offset from tone

Figure 4-361. RX Noise Spectral Density vs Input Amplitude and Temperature at 2.6 GHz



With 2.6 GHz matching, 12.5-MHz offset from tone

Figure 4-362. RX Noise Spectral Density vs Input Amplitude and Channel at 2.6 GHz



With 2.6 GHz matching, each tone –7 dBFS, tone spacing = 20 MHz

Figure 4-363. RX IMD3 vs DSA Setting and Temperature at 2.6 GHz



With 2.6 GHz matching, tone spacing = 20 MHz, DSA = 4 dB

Figure 4-364. RX IMD3 vs Input Level and Temperature at 2.6 GHz



With 2.6 GHz matching, tone spacing = 20 MHz, DSA = 12 dB

Figure 4-365. RX IMD3 vs Input Level and Temperature at 2.6 GHz

4.12.10 RX Typical Characteristics at 2.6 GHz (continued)

Typical values at T_A = +25°C, ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52MSPS (decimate by 6), PLL clock mode with f_{REF} = 491.52 MHz, A_{IN} = –3 dBFS, DSA setting = 4 dB.



With 2.6 GHz matching, DDC bypass mode (TI only mode for characterization)

Figure 4-366. RX HD2 vs DSA Setting and Channel at 2.6 GHz



With 2.6 GHz matching, DDC bypass mode (TI only mode for characterization)

Figure 4-367. RX HD2 vs Input Level and Temperature at 2.6 GHz



With 2.6 GHz matching, DDC bypass mode (TI only mode for characterization)

Figure 4-368. RX HD3 vs DSA Setting and Channel at 2.6 GHz



With 2.6 GHz matching, DDC bypass mode (TI only mode for characterization)

Figure 4-369. RX HD3 vs DSA Setting and Temperature at 2.6 GHz



With 2.6 GHz matching, DDC bypass mode (TI only mode for characterization)

Figure 4-370. RX HD3 vs Input Level and Channel at 2.6 GHz



With 2.6 GHz matching, DDC bypass mode (TI only mode for characterization)

Figure 4-371. RX HD3 vs Input Level and Temperature at 2.6 GHz

Copyright © 2025 Texas Instruments Incorporated

4.12.10 RX Typical Characteristics at 2.6 GHz (continued)

Typical values at T_A = +25°C, ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52MSPS (decimate by 6), PLL clock mode with f_{REF} = 491.52 MHz, A_{IN} = –3 dBFS, DSA setting = 4 dB.



With 2.6 GHz matching

Figure 4-372. RX In-Band SFDR (±200 MHz) vs Frequency With A_{IN}= –1 dBFS at 2.6 GHz



With 2.6 GHz matching

Figure 4-373. RX In-Band SFDR (±200 MHz) vs Frequency With A_{IN}= –6 dBFS at 2.6 GHz



With 2.6 GHz matching

Figure 4-374. RX In-Band SFDR (±200 MHz) vs Frequency With A_{IN}= –12 dBFS at 2.6 GHz



With 2.6 GHz matching

Figure 4-375. RX In-Band SFDR (±200 MHz) vs Input Amplitude at 2.6 GHz



With 2.6 GHz matching

Figure 4-376. RX In-Band SFDR (±200 MHz) vs Input Amplitude and Temperature at 2.6 GHz



With 2.6 GHz matching, decimate by 8, DSA Setting = 12 dB

Figure 4-377. RX Inband SFDR (±150 MHz) vs Input Amplitude and Temperature at 2.6 GHz

4.12.10 RX Typical Characteristics at 2.6 GHz (continued)

Typical values at T_A = +25°C, ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52MSPS (decimate by 6), PLL clock mode with f_{REF} = 491.52 MHz, A_{IN} = –3 dBFS, DSA setting = 4 dB.



With 2.6 GHz matching, decimate by 4

Figure 4-378. RX In-Band SFDR (±300 MHz) vs Input Amplitude and Temperature at 2.6 GHz



With 2.6 GHz matching

Figure 4-379. RX Non-HD2/3 vs DSA Setting at 2.6 GHz



With 2.6 GHz matching, –7 dBFS each tone, 20-MHz tone spacing, all supplies at MIN, TYP, or MAX recommended operating voltages

Figure 4-380. RX IMD3 vs Supply and Channel at 2.6 GHz



With 2.6 GHz matching, 12.5-MHz offset, all supplies at MIN, TYP, or MAX recommended operating voltages

Figure 4-381. RX Noise Spectral Density vs Supply and Channel at 2.6 GHz

Copyright © 2025 Texas Instruments Incorporated

4.12.11 RX Typical Characteristics at 3.5 GHz

Typical values at T_A = +25°C, ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52MSPS (decimate by 6), PLL clock mode with f_{REF} = 491.52 MHz, A_{IN} = –3 dBFS, DSA setting = 4 dB.



With 3.6 GHz matching, normalized to 3.6 GHz

Figure 4-382. RX In-Band Gain Flatness, f_{IN} = 3600 MHz



With 3.6 GHz matching, normalized to phase at 25°C

Figure 4-383. RX Input Phase vs Temperature at 3.6 GHz



With 3.6 GHz matching

Differential Amplitude Error = P_{IN}(DSA Setting – 1) – P_{IN}(DSA Setting) + 1

Figure 4-384. RX Uncalibrated Differential Amplitude Error vs DSA Setting at 3.6 GHz



With 3.6 GHz matching

Differential Amplitude Error = P_{IN}(DSA Setting – 1) – P_{IN}(DSA Setting) + 1

Figure 4-385. RX Calibrated Differential Amplitude Error vs DSA Setting at 3.6 GHz



With 3.6 GHz matching

Integrated Amplitude Error = P_{IN}(DSA Setting) – P_{IN}(DSA Setting = 0) + (DSA Setting)

Figure 4-386. RX Uncalibrated Integrated Amplitude Error vs DSA Setting at 3.6 GHz



With 3.6 GHz matching

Integrated Amplitude Error = P_{IN}(DSA Setting) – P_{IN}(DSA Setting = 0) + (DSA Setting)

Figure 4-387. RX Calibrated Integrated Amplitude Error vs DSA Setting at 3.6 GHz

4.12.11 RX Typical Characteristics at 3.5 GHz (continued)

Typical values at T_A = +25°C, ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52MSPS (decimate by 6), PLL clock mode with f_{REF} = 491.52 MHz, A_{IN} = –3 dBFS, DSA setting = 4 dB.



With 3.6 GHz matching
Differential Phase Error = $Phase_{IN}$(DSA Setting – 1) – $Phase_{IN}$(DSA Setting)

Figure 4-388. RX Uncalibrated Phase Error vs DSA Setting at 3.6 GHz



With 3.6 GHz matching
Differential Phase Error = $Phase_{IN}$(DSA Setting – 1) – $Phase_{IN}$(DSA Setting)

Figure 4-389. RX Calibrated Differential Phase Error vs DSA Setting at 3.6 GHz



With 3.6 GHz matching
Integrated Phase Error = Phase(DSA Setting) – Phase(DSA Setting = 0)

Figure 4-390. RX Uncalibrated Integrated Phase Error vs DSA Setting at 3.6 GHz



With 3.6 GHz matching
Integrated Phase Error = Phase(DSA Setting) – Phase(DSA Setting = 0)

Figure 4-391. RX Calibrated Integrated Phase Error vs DSA Setting at 3.6 GHz



With 3.6 GHz matching , f_{IN} = 3610 MHz, A_{IN} = –3 dBFS

Figure 4-392. RX Output FFT at 3.6 GHz



With 3.5 GHz matching, each tone at –7 dBFS, 20-MHz tone spacing

Figure 4-393. RX IMD3 vs DSA Setting and Temperature at 3.6 GHz

Copyright © 2025 Texas Instruments Incorporated

4.12.11 RX Typical Characteristics at 3.5 GHz (continued)

Typical values at T_A = +25°C, ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52MSPS (decimate by 6), PLL clock mode with f_{REF} = 491.52 MHz, A_{IN} = –3 dBFS, DSA setting = 4 dB.



With 3.5 GHz matching, 20-MHz tone spacing

Figure 4-394. RX IMD3 vs Input Level and Temperature at 3.6 GHz



With 3.5 GHz matching, DDC bypass mode (TI only mode for characterization)

Figure 4-395. RX HD2 vs DSA Setting and Channel at 3.6 GHz



With 3.5 GHz matching, DDC bypass mode (TI only mode for characterization)

Figure 4-396. RX HD2 vs DSA Setting and Temperature at 3.6 GHz



With 3.5 GHz matching, DDC bypass mode (TI only mode for characterization)

Figure 4-397. RX HD2 vs Input Level and Channel at 3.6 GHz



With 3.5 GHz matching, DDC bypass mode (TI only mode for characterization)

Figure 4-398. RX HD2 vs Input Level and Temperature at 3.6 GHz



With 3.5 GHz matching, DDC bypass mode (TI only mode for characterization)

Figure 4-399. RX HD3 vs DSA Setting and Channel at 3.6 GHz

4.12.11 RX Typical Characteristics at 3.5 GHz (continued)

Typical values at T_A = +25°C, ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52MSPS (decimate by 6), PLL clock mode with f_{REF} = 491.52 MHz, A_{IN} = –3 dBFS, DSA setting = 4 dB.



With 3.5 GHz matching, DDC bypass mode (TI only mode for characterization)

Figure 4-400. RX HD3 vs DSA Setting and Temperature at 3.6 GHz



With 3.5 GHz matching, DDC bypass mode (TI only mode for characterization)

Figure 4-401. RX HD3 vs Input Level and Channel at 3.6 GHz



With 3.5 GHz matching, DDC bypass mode (TI only mode for characterization)

Figure 4-402. RX HD3 vs Input Level and Temperature at 3.6 GHz



With 3.5 GHz matching, 12.5-MHz offset from tone

Figure 4-403. RX Noise Spectral Density vs Input Level and DSA Setting at 3.6 GHz



With 3.5 GHz matching

Figure 4-404. RX In-Band SFDR (±200 MHz) vs Input Level and Channel at 3.6 GHz



With 3.5 GHz matching

Figure 4-405. RX SFDR Excluding HD2/3 vs DSA Setting and Channel at 3.6 GHz

Copyright © 2025 Texas Instruments Incorporated

4.12.11 RX Typical Characteristics at 3.5 GHz (continued)

Typical values at T_A = +25°C, ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52MSPS (decimate by 6), PLL clock mode with f_{REF} = 491.52 MHz, A_{IN} = –3 dBFS, DSA setting = 4 dB.



With 3.6 GHz matching, –7 dBFS each tone, 20-MHz tone spacing, all supplies at MIN, TYP, or MAX recommended operating voltages

Figure 4-406. RX IMD3 vs Supply Voltage and Channel at 3.6 GHz



With 3.6 GHz matching, –7 dBFS each tone, 20-MHz tone spacing, all supplies at MIN, TYP, or MAX recommended operating voltages

Figure 4-407. RX IMD5 vs Supply Voltage and Channel at 3.6 GHz



With 3.6 GHz matching, tone at –20 dBFS, 12.5-MHz offset frequency, all supplies at MIN, TYP, or MAX recommended operating voltages

Figure 4-408. RX Noise Spectral Density vs Supply Voltage and Channel at 3.6 GHz

4.12.12 RX Typical Characteristics at 4.9 GHz

Typical values at T_A = +25°C, ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52MSPS (decimate by 6), PLL clock mode with f_{REF} = 491.52 MHz, A_{IN} = –3 dBFS, DSA setting = 4 dB.



With matching, normalized to power at 4.9GHz for each DSA setting

Figure 4-409. RX Inband Gain Flatness, f_{IN} = 4900 MHz



With 4.9 GHz matching, normalized to fullscale at 25°C for each channel

Figure 4-410. RX Input Fullscale vs Temperature and Channel at 4.9 GHz



With 4.9 GHz matching, normalized to phase at 25°C

Figure 4-411. RX Input Phase vs Temperature and DSA at f_{OUT} = 4.9 GHz



With 4.9 GHz matching

Differential Amplitude Error = P_{IN}(DSA Setting – 1) – P_{IN}(DSA Setting) + 1

Figure 4-412. RX Uncalibrated Differential Amplitude Error vs DSA Setting at 4.9 GHz

Copyright © 2025 Texas Instruments Incorporated

4.12.12 RX Typical Characteristics at 4.9 GHz (continued)

Typical values at T_A = +25°C, ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52MSPS (decimate by 6), PLL clock mode with f_{REF} = 491.52 MHz, A_{IN} = –3 dBFS, DSA setting = 4 dB.



With 4.9 GHz matching

Differential Amplitude Error = P_{IN}(DSA Setting – 1) – P_{IN}(DSA Setting) + 1

Figure 4-413. RX Calibrated Differential Amplitude Error vs DSA Setting at 4.9 GHz



With 4.9 GHz matching

Integrated Amplitude Error = P_{IN}(DSA Setting) – P_{IN}(DSA Setting = 0) + (DSA Setting)

Figure 4-414. RX Uncalibrated Integrated Amplitude Error vs DSA Setting at 4.9 GHz



With 4.9 GHz matching

Integrated Amplitude Error = P_{IN}(DSA Setting) – P_{IN}(DSA Setting = 0) + (DSA Setting)

Figure 4-415. RX Calibrated Integrated Amplitude Error vs DSA Setting at 4.9 GHz



With 4.9 GHz matching

Differential Phase Error = $Phase_{IN}$(DSA Setting – 1) – $Phase_{IN}$(DSA Setting)

Figure 4-416. RX Uncalibrated Differential Phase Error vs DSA Setting at 4.9 GHz

4.12.12 RX Typical Characteristics at 4.9 GHz (continued)

Typical values at T_A = +25°C, ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52MSPS (decimate by 6), PLL clock mode with f_{REF} = 491.52 MHz, A_{IN} = –3 dBFS, DSA setting = 4 dB.



With 4.9 GHz matching

Differential Phase Error = $Phase_{IN}$(DSA Setting – 1) – $Phase_{IN}$(DSA Setting)

Figure 4-417. RX Calibrated Differential Phase Error vs DSA Setting at 4.9 GHz



With 4.9 GHz matching

Integrated Phase Error = Phase(DSA Setting) – Phase(DSA Setting = 0)

Figure 4-418. RX Uncalibrated Integrated Phase Error vs DSA Setting at 4.9 GHz



With 4.9 GHz matching

Integrated Phase Error = Phase(DSA Setting) – Phase(DSA Setting = 0)

Figure 4-419. RX Calibrated Integrated Phase Error vs DSA Setting at 4.9 GHz



With 4.9 GHz matching, f_{IN} = 4910 MHz, A_{IN}= –3 dBFS

Figure 4-420. RX Output FFT at 4.9 GHz

Copyright © 2025 Texas Instruments Incorporated

4.12.12 RX Typical Characteristics at 4.9 GHz (continued)

Typical values at T_A = +25°C, ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52MSPS (decimate by 6), PLL clock mode with f_{REF} = 491.52 MHz, A_{IN} = –3 dBFS, DSA setting = 4 dB.



With 4.9 GHz matching, 12.5-MHz offset from tone

Figure 4-421. RX Noise Spectral Density vs Temperature at 4.9 GHz



With 4.9 GHz matching, DSA Setting = 12 dB, 12.5-MHz offset from tone

Figure 4-422. RX Noise Spectral Density vs Input Amplitude and Temperature at 4.9 GHz



With 4.9 GHz matching, 12.5-MHz offset from tone

Figure 4-423. RX Noise Spectral Density vs Input Amplitude and Channel at 4.9 GHz



With 4.9 GHz matching, each tone –7 dBFS, tone spacing = 20 MHz

Figure 4-424. RX IMD3 vs DSA Setting and Temperature at 4.9 GHz



With 4.9 GHz matching, tone spacing = 20 MHz, DSA = 4 dB

Figure 4-425. RX IMD3 vs Input Level and Temperature at 4.9 GHz



With 4.9 GHz matching, tone spacing = 20 MHz, DSA = 12 dB

Figure 4-426. RX IMD3 vs Input Level and Temperature at 4.9 GHz

4.12.12 RX Typical Characteristics at 4.9 GHz (continued)

Typical values at T_A = +25°C, ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52MSPS (decimate by 6), PLL clock mode with f_{REF} = 491.52 MHz, A_{IN} = –3 dBFS, DSA setting = 4 dB.



With 4.9 GHz matching, measured after HD2 trim, DDC bypass mode (TI only mode for characterization)

Figure 4-427. RX HD2 vs DSA Setting and Channel at 4.9 GHz



With 4.9 GHz matching, measured after HD2 trim, DDC bypass mode (TI only mode for characterization)

Figure 4-428. RX HD2 vs DSA and Temperature at 4.9 GHz



With 4.9 GHz matching, measured after HD2 trim, DDC bypass mode (TI only mode for characterization)

Figure 4-429. RX HD2 vs Input Level and Temperature at 4.9 GHz



With 4.9 GHz matching, DDC bypass mode (TI only mode for characterization)

Figure 4-430. RX HD3 vs DSA Setting and Channel at 4.9 GHz



With 4.9 GHz matching, DDC bypass mode (TI only mode for characterization)

Figure 4-431. RX HD3 vs DSA Setting and Temperature at 4.9 GHz



With 4.9 GHz matching, DDC bypass mode (TI only mode for characterization)

Figure 4-432. RX HD3 vs Input Level and Channel at 4.9 GHz

Copyright © 2025 Texas Instruments Incorporated

4.12.12 RX Typical Characteristics at 4.9 GHz (continued)

Typical values at T_A = +25°C, ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 491.52MSPS (decimate by 6), PLL clock mode with f_{REF} = 491.52 MHz, A_{IN} = –3 dBFS, DSA setting = 4 dB.



With 4.9 GHz matching, DDC bypass mode (TI only mode for characterization)

Figure 4-433. RX HD3 vs Input Level and Temperature at 4.9 GHz



With 4.9 GHz matching, decimate by 3

Figure 4-434. RX In-Band SFDR (±400 MHz) vs Input Amplitude and Channel at 4.9 GHz



With 4.9 GHz matching

Figure 4-435. RX Non-HD2/3 vs DSA Setting at 4.9 GHz



With 4.9 GHz matching, –7 dBFS each tone, 20-MHz tone spacing, all supplies at MIN, TYP, or MAX recommended operating voltages

Figure 4-436. RX IMD3 vs Supply and Channel at 4.9 GHz



With 4.9 GHz matching, 12.5-MHz offset, all supplies at MIN, TYP, or MAX recommended operating voltages

Figure 4-437. RX Noise Spectral Density vs Supply and Channel at 4.9 GHz

4.12.13 RX Typical Characteristics at 8.1GHz

Typical values at T_A = +25°C, ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 1474.56MSPS (decimate by 2) , External clock mode with f_{CLK} = 11796.48MHz, A_{IN} = –3 dBFS, DSA setting = 3 dB, 8.1GHz matching.



Normalized to 8.11GHz

Figure 4-438. RX Amplitude vs Frequency and Channel



1RX and 3RX, Normalized to 8.11GHz

Figure 4-439. RX Amplitude vs Frequency and DSA Setting



2RX and 4RX, Normalized to 8.11GHz

Figure 4-440. RX Amplitude vs Frequency and DSA Setting



Figure 4-441. RX Amplitude Differential Nonlinearity at 8.11GHz



Figure 4-442. RX Amplitude Integrated Nonlinearity at 8.11GHz



Figure 4-443. RX Phase Differential Nonlinearity at 8.11GHz

Copyright © 2025 Texas Instruments Incorporated

4.12.13 RX Typical Characteristics at 8.1GHz (continued)

Typical values at T_A = +25°C, ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 1474.56MSPS (decimate by 2) , External clock mode with f_{CLK} = 11796.48MHz, A_{IN} = –3 dBFS, DSA setting = 3 dB, 8.1GHz matching.



Figure 4-444. RX Phase Differential Nonlinearity at 8.11GHz



Figure 4-445. RX IMD3 vs Input Amplitude at 8.11GHz



Figure 4-446. RX IMD3 vs DSA Setting at 8.11GHz



Figure 4-447. RX IMD3 vs Tone Spacing at 8.11GHz



Figure 4-448. RX NSD vs Digital Amplitude at 8.11GHz



Figure 4-449. RX NSD vs Digital Amplitude at 8.11GHz

4.12.13 RX Typical Characteristics at 8.1GHz (continued)

Typical values at T_A = +25°C, ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 1474.56MSPS (decimate by 2) , External clock mode with f_{CLK} = 11796.48MHz, A_{IN} = –3 dBFS, DSA setting = 3 dB, 8.1GHz matching.



Figure 4-450. RX NSD vs DSA Setting at 8.11GHz



External clock mode

Figure 4-451. RX NSD vs DSA Setting at 8.11GHz



Figure 4-452. RX HD2 vs Digital Amplitude at 8.11GHz



Figure 4-453. RX HD2 vs DSA Setting at 8.11GHz



Figure 4-454. RX HD3 vs Digital Amplitude at 8.11GHz



Figure 4-455. RX HD3 vs DSA Setting at 8.11GHz

Copyright © 2025 Texas Instruments Incorporated

4.12.13 RX Typical Characteristics at 8.1GHz (continued)

Typical values at T_A = +25°C, ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 1474.56MSPS (decimate by 2) , External clock mode with f_{CLK} = 11796.48MHz, A_{IN} = –3 dBFS, DSA setting = 3 dB, 8.1GHz matching.



50MHz Tone Spacing

Figure 4-456. RX 2-tone SFDR vs Digital Amplitude at 8.11GHz



External clock mode

Figure 4-457. RX Single Tone Output FFT at 8.11GHz, -1dBFS



External clock mode

Figure 4-458. RX Single Tone Output FFT at 8.11GHz, -12dBFS



External clock mode

Figure 4-459. RX Single Tone Output FFT at 8.11GHz, -30dBFS



External clock mode

Figure 4-460. RX Single Tone Output FFT at 8.11GHz, -60dBFS



External clock mode, -7dBFS each tone

Figure 4-461. RX Dual Tone Output FFT at 8.11GHz

4.12.13 RX Typical Characteristics at 8.1GHz (continued)

Typical values at T_A = +25°C, ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 1474.56MSPS (decimate by 2) , External clock mode with f_{CLK} = 11796.48MHz, A_{IN} = –3 dBFS, DSA setting = 3 dB, 8.1GHz matching.



External clock mode, -13dBFS each tone

Figure 4-462. RX Dual Tone Output FFT at 8.11GHz



External clock mode, -30dBFS each tone

Figure 4-463. RX Dual Tone Output FFT at 8.11GHz



External clock mode, -60dBFS each tone

Figure 4-464. RX Dual Tone Output FFT at 8.11GHz

4.12.14 RX Typical Characteristics at 9.6 GHz

Typical values at T_A = +25°C, ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 1474.56MSPS (decimate by 2), External clock mode with f_{CLK} = 11796.48 MHz, A_{IN} = –3 dBFS, DSA setting = 3 dB, 9.6 GHz matching.



Normalized to 9.6 GHz

Figure 4-465. RX Input Amplitude vs Frequency



Normalized to 9.6 GHz

Figure 4-466. RX Input Amplitude vs Frequency at 9.6 GHz

Copyright © 2025 Texas Instruments Incorporated

4.12.14 RX Typical Characteristics at 9.6 GHz (continued)

Typical values at T_A = +25°C, ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 1474.56MSPS (decimate by 2), External clock mode with f_{CLK} = 11796.48 MHz, A_{IN} = –3 dBFS, DSA setting = 3 dB, 9.6 GHz matching.



Figure 4-467. RX Amplitude Differential Non-Linearity at 9.6 GHz



Figure 4-468. RX Amplitude Integrated Non-linearity at 9.6 GHz



Figure 4-469. RX Phase Differential Non-linearity at 9.6 GHz



Figure 4-470. RX Phase Integrated Non-linearity at 9.6 GHz



Figure 4-471. RX IMD3 vs Digital Amplitude at 9.6 GHz



Figure 4-472. RX IMD3 vs DSA Setting at 9.6 GHz

4.12.14 RX Typical Characteristics at 9.6 GHz (continued)

Typical values at T_A = +25°C, ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 1474.56MSPS (decimate by 2), External clock mode with f_{CLK} = 11796.48 MHz, A_{IN} = –3 dBFS, DSA setting = 3 dB, 9.6 GHz matching.



50MHz tone spacing

Figure 4-473. RX IMD3 vs DSA Setting at 9.6 GHz



50MHz tone spacing

Figure 4-474. RX IMD3 vs Tone Spacing at 9.6 GHz



Figure 4-475. RX NSD vs Digital Amplitude at 9.6 GHz



Figure 4-476. RX NSD vs Digital Amplitude at 9.6 GHz



Figure 4-477. RX NSD vs DSA Setting at 9.6 GHz



Figure 4-478. RX HD2 vs Digital Level at 9.6 GHz

Copyright © 2025 Texas Instruments Incorporated

4.12.14 RX Typical Characteristics at 9.6 GHz (continued)

Typical values at T_A = +25°C, ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 1474.56MSPS (decimate by 2), External clock mode with f_{CLK} = 11796.48 MHz, A_{IN} = –3 dBFS, DSA setting = 3 dB, 9.6 GHz matching.



Figure 4-479. RX HD2 vs DSA Setting at 9.6 GHz



Figure 4-480. RX HD3 vs Digital Level at 9.6 GHz



Figure 4-481. RX HD3 vs DSA Setting at 9.6 GHz



–1 dBFS

Figure 4-482. RX Single Tone Output FFT at 9.61 GHz



–6 dBFS

Figure 4-483. RX Single Tone Output FFT at 9.61 GHz



–12 dBFS.

Figure 4-484. RX Single Tone Output FFT at 9.61 GHz

4.12.14 RX Typical Characteristics at 9.6 GHz (continued)

Typical values at T_A = +25°C, ADC Sampling Rate = 2949.12 GHz. Default conditions: output sample rate = 1474.56MSPS (decimate by 2), External clock mode with f_{CLK} = 11796.48 MHz, A_{IN} = –3 dBFS, DSA setting = 3 dB, 9.6 GHz matching.



–30 dBFS

Figure 4-485. RX Single Tone Output FFT at 9.61 GHz



–60 dBFS

Figure 4-486. RX Single Tone Output FFT at 9.61 GHz



9.61 GHz and 9.635 GHz, –7 dBFS each tone

Figure 4-487. RX Two Tone Output FFT at 9.61 GHz



9.61 GHz and 9.635 GHz, –13 dBFS each tone

Figure 4-488. RX Two Tone Output FFT at 9.61 GHz



9.61 GHz and 9.635 GHz, –30 dBFS each tone

Figure 4-489. RX Two Tone Output FFT at 9.61 GHz



9.61 GHz and 9.635 GHz, –60 dBFS each tone

Figure 4-490. RX Two Tone Output FFT at 9.61 GHz

Copyright © 2025 Texas Instruments Incorporated

4.12.15 PLL and Clock Typical Characteristics

Typical values at T_A = +25°C with nominal supplies. Unless otherwise noted, f_{REF} = 491.52 MHz, Phase noise measured at TX output



measured at TX output, normalized to 12GHz by 20*log10(12GHz/F_{OUT})

Figure 4-491. Phase Noise vs Offset Frequency for PLL and External Clock at 12GHz



PLL enabled, f_{REF} = 491.52MSPS, measured at 2TXOUT

Figure 4-492. Phase Noise vs Offset Frequency and f_{VCO} at f_{OUT} = 2610 MHz



PLL enabled, f_{VCO} = 11796.48 MHz, f_{REF} = 491.52MSPS, measured at 2TXOUT

Figure 4-493. Phase Noise for 12-GHz VCO vs Offset Frequency and Temperature at f_{OUT} = 1910 MHz



PLL enabled, f_{VCO} = 11796.48 MHz, f_{REF} = 491.52MSPS, measured at 2TXOUT

Figure 4-494. Phase Noise for 12-GHz VCO vs Offset Frequency and f_{OUT} at 25°C



PLL enabled, f_{VCO} = 11796.48 MHz, f_{REF} = 491.52MSPS, measured at 2TXOUT

Figure 4-495. Phase Noise for 12-GHz VCO vs Offset Frequency and f_{OUT} at –40°C



PLL enabled, f_{VCO} = 11796.48 MHz, f_{REF} = 491.52MSPS, measured at 2TXOUT

Figure 4-496. Phase Noise for 12-GHz VCO vs Offset Frequency and f_{OUT} at 110°C



PLL enabled, f_{VCO} = 11796.48 MHz, f_{REF} = 491.52MSPS, measured at 2TXOUT

Figure 4-497. Phase Noise for 12-GHz VCO vs Offset Frequency and CP Setting at f_{OUT} = 2.6 GHz



PLL enabled, f_{VCO} = 11796.48 MHz, 1-kHz to 100-MHz, single-sided integration bandwidth, measured at 2TXOUT

Figure 4-498. Integrated Phase Noise for 12-GHz VCO vs Temperature and f_{REF} at f_{OUT} = 2.6 GHz



PLL enabled, f_{VCO} = 11796.48 MHz, measured at 2TXOUT

Figure 4-499. Phase Noise for 12-GHz VCO at 600kHz Offset vs Temperature and f_{REF} at f_{OUT} = 2.6 GHz



A. PLL enabled, f_{VCO} = 11796.48 MHz, measured at 2TXOUT

Figure 4-500. Phase Noise for 12-GHz VCO at 800-kHz Offset vs Temperature and f_{REF} at f_{OUT} = 2.6 GHz

Copyright © 2025 Texas Instruments Incorporated



PLL enabled, f_{VCO} = 11796.48 MHz, measured at 2TXOUT

Figure 4-501. Phase Noise for 12-GHz VCO at 1-MHz Offset vs Temperature and f_{REF} at f_{OUT} = 2.6 GHz



PLL enabled, f_{VCO} = 11796.48 MHz, measured at 2TXOUT

Figure 4-502. Phase Noise for 12-GHz VCO at 1.8-MHz Offset vs Temperature and f_{REF} at f_{OUT} = 2.6 GHz



PLL enabled, f_{VCO} = 11796.48 MHz, measured at 2TXOUT

Figure 4-503. Phase Noise for 12-GHz VCO at 5-MHz Offset vs Temperature and f_{REF} at f_{OUT} = 2.6 GHz



PLL enabled, f_{VCO} = 11796.48 MHz, measured at 2TXOUT

Figure 4-504. Phase Noise for 12-GHz VCO at 50-MHz Offset vs Temperature and f_{REF} at f_{OUT} = 2.6 GHz



PLL enabled, f_{VCO} = 9830.4 MHz, f_{REF} = 491.52MSPS, measured at 2TXOUT

Figure 4-505. Phase Noise for 10-GHz VCO vs Offset Frequency and Temperature at f_{OUT} = 1910 MHz



PLL enabled, f_{VCO} = 9830.4 MHz, f_{REF} = 491.52MSPS, measured at 2TXOUT

Figure 4-506. Phase Noise for 10-GHz VCO vs Offset Frequency and f_{OUT} at 25°C



PLL enabled, f_{VCO} = 9830.4 MHz, f_{REF} = 491.52MSPS, measured at 2TXOUT

Figure 4-507. Phase Noise for 10-GHz VCO vs Offset Frequency and f_{OUT} at –40°C



PLL enabled, f_{VCO} = 9830.4 MHz, f_{REF} = 491.52MSPS, measured at 2TXOUT

Figure 4-508. Phase Noise for 10-GHz VCO vs Offset Frequency and f_{OUT} at 110°C



PLL enabled, f_{VCO} = 9830.4 MHz, 1-kHz to 100-MHz, single-sided integration bandwidth, measured at 2TXOUT

Figure 4-509. Integrated Phase Noise for 10-GHz VCO vs Temperature and f_{REF} at f_{OUT} = 2.6 GHz



PLL enabled, f_{VCO} = 9830.4 MHz, measured at 2TXOUT

Figure 4-510. Phase Noise for 10-GHz VCO at 600 kHz vs Temperature and f_{REF} at f_{OUT} = 2.6 GHz



PLL enabled, f_{VCO} = 9830.4 MHz, measured at 2TXOUT

Figure 4-511. Phase Noise for 10-GHz VCO at 800 kHz vs Temperature and f_{REF} at f_{OUT} = 2.6 GHz



PLL enabled, f_{VCO} = 9830.4 MHz, measured at 2TXOUT

Figure 4-512. Phase Noise for 10-GHz VCO at 1 MHz vs Temperature and f_{REF} at f_{OUT} = 2.6 GHz

Copyright © 2025 Texas Instruments Incorporated



PLL enabled, f_{VCO} = 9830.4 MHz, measured at 2TXOUT

Figure 4-513. Phase Noise for 10-GHz VCO at 1.8 MHz vs Temperature and f_{REF} at f_{OUT} = 2.6 GHz



PLL enabled, f_{VCO} = 9830.4 MHz, measured at 2TXOUT

Figure 4-514. Phase Noise for 10-GHz VCO at 5 MHz vs Temperature and f_{REF} at f_{OUT} = 2.6 GHz



PLL enabled, f_{VCO} = 9830.4 MHz, measured at 2TXOUT

Figure 4-515. Phase Noise for 10-GHz VCO at 50 MHz vs Temperature and f_{REF} at f_{OUT} = 2.6 GHz



PLL enabled, f_{VCO} = 8847.36 MHz, f_{REF} = 491.52MSPS, measured at 2TXOUT

Figure 4-516. Phase Noise for 9-GHz VCO vs Offset Frequency and Temperature at f_{OUT} = 1910 MHz



PLL enabled, f_{VCO} = 8847.36 MHz, f_{REF} = 491.52MSPS, measured at 2TXOUT

Figure 4-517. Phase Noise for 9-GHz VCO vs Offset Frequency and f_{OUT} at 25°C



PLL enabled, f_{VCO} = 8847.36 MHz, f_{REF} = 491.52MSPS, measured at 2TXOUT

Figure 4-518. Phase Noise for 9-GHz VCO vs Offset Frequency and f_{OUT} at –40°C

Copyright © 2025 Texas Instruments Incorporated



PLL enabled, f_{VCO} = 8847.36 MHz, f_{REF} = 491.52MSPS, measured at 2TXOUT

Figure 4-519. Phase Noise for 9-GHz VCO vs Offset Frequency and f_{OUT} at 110°C



PLL enabled, f_{VCO} = 8847.36 MHz, f_{REF} = 491.52MSPS, minimum LPF BW, measured at 2TXOUT

Figure 4-520. Phase Noise for 9-GHz VCO vs Temperature Over Offset Frequency at f_{OUT} = 2.6 GHz



PLL enabled, f_{VCO} = 7864.32 MHz, f_{REF} = 491.52MSPS, measured at 2TXOUT

Figure 4-521. Phase Noise for 8-GHz VCO vs Offset Frequency and Temperature at f_{OUT} = 1910 MHz

5 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from June 13, 2023 to May 1, 2025 (from Revision D (June 2023) to Revision E (May 2025)) — Page

- RX Input Max Power moved from RF ADC Electrical Characteristics to Absolute Maximum Ratings.....4

Changes from July 12, 2022 to June 12, 2023 (from Revision C (July 2022) to Revision D (June 2023)) — Page

- Changed the Packaging Information table to include note 2.....1
- Changed I_{IH} and I_{IL} units to µA.....20
- Removed dither from conditions.....29
- Removed "TX Clock Dither Enabled" from conditions.....29
- Changed captions to read 1.8 GHz in 1.8 GHz section and removed dither from conditions.....38
- Removed "TX Clock Dither Enabled" from conditions.....38
- Removed dither from conditions.....46
- Removed "TX Clock Dither Enabled" from conditions.....46
- Changed 0TX to 1TX in plot notes and removed dither from conditions and dither plot.....55

Copyright © 2025 Texas Instruments Incorporated

- Removed "TX Clock Dither Enabled" from conditions....55
- Removed dither from conditions....61
- Removed "TX Clock Dither Enabled" from conditions....61
- Changed 0TX - 3TX to 1TX - 4TX in plot legends....69
- Removed TX dither plot and TX dither in conditions....69
- Removed "TX Clock Dither Enabled" from conditions....69
- Removed dither from conditions....79
- Swapped TX input rate and f_{REF} frequency in header....79
- Removed "TX Clock Dither Enabled" from conditions....79
- Changed 0RX - 3RX to 1RX - 4RX in plot captions and notes....109

Changes from March 9, 2022 to July 12, 2022 (from Revision B (March 2022) to Revision C (July 2022)) — Page

- Removed dither from conditions....29
- Changed captions to read 1.8 GHz in 1.8 GHz section and removed dither from conditions....38
- Removed dither from conditions....46
- Changed 0TX to 1TX in plot notes and removed dither from conditions and dither plot....55
- Removed dither from conditions....61
- Changed 0TX - 3TX to 1TX - 4TX in plot legends....69
- Removed TX dither plot and TX dither in conditions....69
- Removed dither from conditions....79
- Changed 0RX - 3RX to 1RX - 4RX in plot captions and notes....109

Changes from Revision A (August 2021) to Revision B (March 2022) — Page

- Added *Feature* to Request the full data sheet....1
- Added the Specification tables to the data sheet....4

Changes from Revision * (February 2021) to Revision A (August 2021) — Page

- Changed the data sheet status From: *Advanced Information* To: *Production* data....1

6 Device and Documentation Support

6.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

6.2 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

6.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.

6.4 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

6.5 Glossary

TI Glossary	This glossary lists and explains terms, acronyms, and definitions.

7 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2025 Texas Instruments Incorporated

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
AFE7950IABJ	Active	Production	FCBGA (ABJ) | 400	90 | JEDEC TRAY (5+1)	Yes	SNAGCU	Level-3-260C-168 HR	-40 to 85	AFE7950I
AFE7950IALK	Active	Production	FCBGA (ALK) | 400	90 | JEDEC TRAY (5+1)	No	SNPB	Level-3-220C-168 HR	-40 to 85	AFE7950 SNPB

(1) **Status:** For more details on status, see our product life cycle.

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF AFE7950 :

- Space : AFE7950-SP

NOTE: Qualified Version Definitions:

- Space - Radiation tolerant, ceramic packaging and qualified for use in Space-based application

TRAY



Chamfer on Tray corner indicates Pin 1 orientation of packed units.

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	Unit array matrix	Max temperature (°C)	L (mm)	W (mm)	K0 (µm)	P1 (mm)	CL (mm)	CW (mm)
AFE7950IABJ	ABJ	FCBGA	400	90	6 x 15	150	315	135.9	7620	19.5	21	19.2
AFE7950IABJ	ABJ	FCBGA	400	90	6 x 15	150	315	135.9	7620	19.5	21	19.2
AFE7950IALK	ALK	FCBGA	400	90	6 x 15	150	315	135.9	7620	19.5	21	19.2
AFE7950IALK	ALK	FCBGA	400	90	6 x 15	150	315	135.9	7620	19.5	21	19.2



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Dimension is measured at the maximum solder ball diameter, parallel to primary datum C.
4. Primary datum C and seating plane are defined by the spherical crowns of the solder balls.
5. The lids are electrically floating (e.g. not tied to GND).



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:6X



SOLDER MASK DETAILS
NOT TO SCALE

4221311/D 03/2023

NOTES: (continued)

6. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints.
For more information, see Texas Instruments literature number SPRU811 (www.ti.com/lit/spru811).



SOLDER PASTE EXAMPLE
BASED ON 0.15 mm THICK STENCIL
SCALE:6X

4221311/D 03/2023

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Dimension is measured at the maximum solder ball diameter, parallel to primary datum C.
4. Primary datum C and seating plane are defined by the spherical crowns of the solder balls.
5. Pb-Free die bump and SnPb solder ball.
6. The lids are electrically floating (e.g. not tied to GND).



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:6X



SOLDER MASK DETAILS
NOT TO SCALE

4225930/C 03/2023

NOTES: (continued)

7. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints.
For more information, see Texas Instruments literature number SPRU811 (www.ti.com/lit/spru811).



SOLDER PASTE EXAMPLE
BASED ON 0.15 mm THICK STENCIL
SCALE:6X

4225930/C 03/2023

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI’s Terms of Sale, TI’s General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025

Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

- View AFE7950IALK on WIN SOURCE
- Texas Instruments Information

Optimize Your Supply Chain with WIN SOURCE Solutions

- Global Sourcing Solution
- Obsolete Management
- Cost Control Management
- Shortage Management
- Alternative Solution
- Excess Inventory Management