



**THE DATASHEET OF  
LMR12007YMKX**



## LMR12007 Thin SOT23 750mA Load Step-Down DC-DC Regulator

Check for Samples: [LMR12007](#)

### FEATURES

- Thin SOT-6 Package
- 3.0V to 18V Input Voltage Range
- 1.25V to 16V Output Voltage Range
- 750mA Output Current
- 550kHz (LMR12007Y) and 1.6MHz (LMR12007X) Switching Frequencies
- 350mΩ NMOS Switch
- 30nA Shutdown Current
- 1.25V, 2% Internal Voltage Reference
- Internal Soft-Start
- Current-Mode, PWM Operation
- WEBENCH® Online Design Tool
- Thermal Shutdown

### APPLICATIONS


- Local Point of Load Regulation
- Core Power in HDDs
- Set-Top Boxes
- Battery Powered Devices
- USB Powered Devices
- DSL Modems
- Notebook Computers

### DESCRIPTION


The LMR12007 regulator is a monolithic, high frequency, PWM step-down DC/DC converter in a 6-pin Thin SOT package. It provides all the active functions to provide local DC/DC conversion with fast transient response and accurate regulation in the smallest possible PCB area.

With a minimum of external components and online design support through WEBENCH®, the LMR12007 is easy to use. The ability to drive 750mA loads with an internal 350mΩ NMOS switch using state-of-the-art 0.5µm BiCMOS technology results in the best power density available. The world class control circuitry allows for on-times as low as 13ns, thus supporting exceptionally high frequency conversion over the entire 3V to 18V input operating range down to the minimum output voltage of 1.25V. Switching frequency is internally set to 550kHz (LMR12007Y) or 1.6MHz (LMR12007X), allowing the use of extremely small surface mount inductors and chip capacitors. Even though the operating frequencies are very high, efficiencies up to 90% are easy to achieve. External shutdown is included, featuring an ultra-low stand-by current of 30nA. The LMR12007 utilizes current-mode control and internal compensation to provide high-performance regulation over a wide range of operating conditions. Additional features include internal soft-start circuitry to reduce inrush current, pulse-by-pulse current limit, thermal shutdown, and output over-voltage protection.

### Typical Application Circuit



Efficiency vs Load Current "X"  
VIN = 5V, VOUT = 3.3V




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


WEBENCH is a registered trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

## Connection Diagram



**Figure 1. 6-Lead SOT**  
See Package Number DDC (R-PDSO-G6)



**Figure 2. Pin 1 Identification**

### PIN DESCRIPTIONS

Pin	Name	Function
1	BOOST	Boost voltage that drives the internal NMOS control switch. A bootstrap capacitor is connected between the BOOST and SW pins.
2	GND	Signal and Power ground pin. Place the bottom resistor of the feedback network as close as possible to this pin for accurate regulation.
3	FB	Feedback pin. Connect FB to the external resistor divider to set output voltage.
4	EN	Enable control input. Logic high enables operation. Do not allow this pin to float or be greater than $V_{IN} + 0.3V$ .
5	$V_{IN}$	Input supply voltage. Connect a bypass capacitor to this pin.
6	SW	Output switch. Connects to the inductor, catch diode, and bootstrap capacitor.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### Absolute Maximum Ratings<sup>(1)</sup>

$V_{IN}$		-0.5V to 22V
SW Voltage		-0.5V to 22V
Boost Voltage		-0.5V to 28V
Boost to SW Voltage		-0.5V to 6.0V
FB Voltage		-0.5V to 3.0V
EN Voltage		-0.5V to ( $V_{IN} + 0.3V$ )
Junction Temperature		150°C
ESD Susceptibility <sup>(2)</sup>		2kV
Storage Temp. Range		-65°C to 150°C
Soldering Information	Infrared/Convection Reflow (15sec)	220°C
	Wave Soldering Lead Temp. (10sec)	260°C

(1) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.

(2) Human body model, 1.5kΩ in series with 100pF.

## Operating Ratings<sup>(1)</sup>

V <sub>IN</sub>	3V to 18V
SW Voltage	-0.5V to 18V
Boost Voltage	-0.5V to 23V
Boost to SW Voltage	1.6V to 5.5V
Junction Temperature Range	-40°C to +125°C
Thermal Resistance $\theta_{JA}$ <sup>(2)</sup>	118°C/W

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not ensured. For specific specifications and the test conditions, see Electrical Characteristics.
- (2) Thermal shutdown will occur if the junction temperature exceeds 165°C. The maximum power dissipation is a function of T<sub>J(MAX)</sub>,  $\theta_{JA}$  and T<sub>A</sub>. The maximum allowable power dissipation at any ambient temperature is P<sub>D</sub> = (T<sub>J(MAX)</sub> - T<sub>A</sub>)/ $\theta_{JA}$ . All numbers apply for packages soldered directly onto a 3" x 3" PC board with 2oz. copper on 4 layers in still air. For a 2 layer board using 1 oz. copper in still air,  $\theta_{JA}$  = 204°C/W.

## Electrical Characteristics

Specifications with standard typeface are for T<sub>J</sub> = 25°C, and those in **boldface type** apply over the full **Operating Temperature Range** (T<sub>J</sub> = -40°C to 125°C). V<sub>IN</sub> = 5V, V<sub>BOOST</sub> - V<sub>SW</sub> = 5V unless otherwise specified. Datasheet min/max specification limits are ensured by design, test, or statistical analysis.

Symbol	Parameter	Conditions	Min <sup>(1)</sup>	Typ <sup>(2)</sup>	Max <sup>(1)</sup>	Units
V <sub>FB</sub>	Feedback Voltage		<b>1.225</b>	1.250	<b>1.275</b>	V
$\Delta V_{FB}/\Delta V_{IN}$	Feedback Voltage Line Regulation	V <sub>IN</sub> = 3V to 18V		0.01		% / V
I <sub>FB</sub>	Feedback Input Bias Current	Sink/Source		10	<b>250</b>	nA
UVLO	Undervoltage Lockout	V <sub>IN</sub> Rising		2.74	<b>2.90</b>	V
	Undervoltage Lockout	V <sub>IN</sub> Falling	<b>2.0</b>	2.3		
	UVLO Hysteresis		<b>0.30</b>	0.44	<b>0.62</b>	
F <sub>SW</sub>	Switching Frequency	LMR12007X	<b>1.2</b>	1.6	<b>1.9</b>	MHz
		LMR12007Y	<b>0.40</b>	0.55	<b>0.66</b>	
D <sub>MAX</sub>	Maximum Duty Cycle	LMR12007X	<b>85</b>	92		%
		LMR12007Y	<b>90</b>	96		
D <sub>MIN</sub>	Minimum Duty Cycle	LMR12007X		2		%
		LMR12007Y		1		
R <sub>DS(ON)</sub>	Switch ON Resistance	V <sub>BOOST</sub> - V <sub>SW</sub> = 3V		350	<b>650</b>	mΩ
I <sub>CL</sub>	Switch Current Limit	V <sub>BOOST</sub> - V <sub>SW</sub> = 3V	<b>1.0</b>	1.5	<b>2.3</b>	A
I <sub>Q</sub>	Quiescent Current	Switching		1.5	<b>2.5</b>	mA
	Quiescent Current (shutdown)	V <sub>EN</sub> = 0V		30		
I <sub>BOOST</sub>	Boost Pin Current	LMR12007X (50% Duty Cycle)		2.2	<b>3.3</b>	mA
		LMR12007Y (50% Duty Cycle)		0.9	<b>1.6</b>	
V <sub>EN_TH</sub>	Shutdown Threshold Voltage	V <sub>EN</sub> Falling			<b>0.4</b>	V
	Enable Threshold Voltage	V <sub>EN</sub> Rising	<b>1.8</b>			
I <sub>EN</sub>	Enable Pin Current	Sink/Source		10		nA
I <sub>SW</sub>	Switch Leakage			40		nA

- (1) Specified to Texas Instruments' Average Outgoing Quality Level (AOQL).
- (2) Typicals represent the most likely parametric norm.

### Typical Performance Characteristics

All curves taken at  $V_{IN} = 5V$ ,  $V_{BOOST} - V_{SW} = 5V$ ,  $L1 = 4.7 \mu H$  ("X"),  $L1 = 10 \mu H$  ("Y"), and  $T_A = 25^\circ C$ , unless specified otherwise.




Figure 3.




Figure 4.




Figure 5.




Figure 6.




Figure 7.




Figure 8.

**Typical Performance Characteristics (continued)**

All curves taken at  $V_{IN} = 5V$ ,  $V_{BOOST} - V_{SW} = 5V$ ,  $L1 = 4.7 \mu H$  ("X"),  $L1 = 10 \mu H$  ("Y"), and  $T_A = 25^\circ C$ , unless specified otherwise.




Figure 9.




Figure 10.




Figure 11.




Figure 12.




Figure 13.





Figure 14.

**Typical Performance Characteristics (continued)**


All curves taken at  $V_{IN} = 5V$ ,  $V_{BOOST} - V_{SW} = 5V$ ,  $L1 = 4.7 \mu H$  ("X"),  $L1 = 10 \mu H$  ("Y"), and  $T_A = 25^\circ C$ , unless specified otherwise.

**Line Regulation - "X"  $V_{OUT} = 1.5V$ ,  $I_{OUT} = 500mA$**




**Figure 15.**

**Line Regulation - "Y"  $V_{OUT} = 1.5V$ ,  $I_{OUT} = 500mA$**




**Figure 16.**

**Line Regulation - "X"  $V_{OUT} = 3.3V$ ,  $I_{OUT} = 500mA$**



**Figure 17.**

**Line Regulation - "Y"  $V_{OUT} = 3.3V$ ,  $I_{OUT} = 500mA$**



**Figure 18.**

### Block Diagram





Figure 19.

## APPLICATION INFORMATION

### THEORY OF OPERATION

The LMR12007 is a constant frequency PWM buck regulator IC that delivers a 750mA load current. The regulator has a preset switching frequency of either 550kHz (LMR12007Y) or 1.6MHz (LMR12007X). These high frequencies allow the LMR12007 to operate with small surface mount capacitors and inductors, resulting in DC/DC converters that require a minimum amount of board space. The LMR12007 is internally compensated, so it is simple to use, and requires few external components. The LMR12007 uses current-mode control to regulate the output voltage.

The following operating description of the LMR12007 will refer to the Simplified Block Diagram (Figure 19) and to the waveforms in Figure 20. The LMR12007 supplies a regulated output voltage by switching the internal NMOS control switch at constant frequency and variable duty cycle. A switching cycle begins at the falling edge of the reset pulse generated by the internal oscillator. When this pulse goes low, the output control logic turns on the internal NMOS control switch. During this on-time, the SW pin voltage ( $V_{SW}$ ) swings up to approximately  $V_{IN}$ , and the inductor current ( $I_L$ ) increases with a linear slope.  $I_L$  is measured by the current-sense amplifier, which generates an output proportional to the switch current. The sense signal is summed with the regulator's corrective ramp and compared to the error amplifier's output, which is proportional to the difference between the feedback voltage and  $V_{REF}$ . When the PWM comparator output goes high, the output switch turns off until the next switching cycle begins. During the switch off-time, inductor current discharges through Schottky diode D1, which forces the SW pin to swing below ground by the forward voltage ( $V_D$ ) of the catch diode. The regulator loop adjusts the duty cycle (D) to maintain a constant output voltage.




**Figure 20. LMR12007 Waveforms of SW Pin Voltage and Inductor Current**

## BOOST FUNCTION

Capacitor  $C_{\text{BOOST}}$  and diode D2 in [Figure 21](#) are used to generate a voltage  $V_{\text{BOOST}}$ .  $V_{\text{BOOST}} - V_{\text{SW}}$  is the gate drive voltage to the internal NMOS control switch. To properly drive the internal NMOS switch during its on-time,  $V_{\text{BOOST}}$  needs to be at least 1.6V greater than  $V_{\text{SW}}$ . Although the LMR12007 will operate with this minimum voltage, it may not have sufficient gate drive to supply large values of output current. Therefore, it is recommended that  $V_{\text{BOOST}}$  be greater than 2.5V above  $V_{\text{SW}}$  for best efficiency.  $V_{\text{BOOST}} - V_{\text{SW}}$  should not exceed the maximum operating limit of 5.5V.

$5.5\text{V} > V_{\text{BOOST}} - V_{\text{SW}} > 2.5\text{V}$  for best performance.



**Figure 21.  $V_{\text{OUT}}$  Charges  $C_{\text{BOOST}}$**

When the LMR12007 starts up, internal circuitry from the BOOST pin supplies a maximum of 20mA to  $C_{\text{BOOST}}$ . This current charges  $C_{\text{BOOST}}$  to a voltage sufficient to turn the switch on. The BOOST pin will continue to source current to  $C_{\text{BOOST}}$  until the voltage at the feedback pin is greater than 1.18V.

There are various methods to derive  $V_{\text{BOOST}}$ :

1. From the input voltage ( $V_{\text{IN}}$ )
2. From the output voltage ( $V_{\text{OUT}}$ )
3. From an external distributed voltage rail ( $V_{\text{EXT}}$ )
4. From a shunt or series zener diode

In the Simplified Block Diagram of [Figure 19](#), capacitor  $C_{\text{BOOST}}$  and diode D2 supply the gate-drive current for the NMOS switch. Capacitor  $C_{\text{BOOST}}$  is charged via diode D2 by  $V_{\text{IN}}$ . During a normal switching cycle, when the internal NMOS control switch is off ( $T_{\text{OFF}}$ ) (refer to [Figure 20](#)),  $V_{\text{BOOST}}$  equals  $V_{\text{IN}}$  minus the forward voltage of D2 ( $V_{\text{FD2}}$ ), during which the current in the inductor (L) forward biases the Schottky diode D1 ( $V_{\text{FD1}}$ ). Therefore the voltage stored across  $C_{\text{BOOST}}$  is

$$V_{\text{BOOST}} - V_{\text{SW}} = V_{\text{IN}} - V_{\text{FD2}} + V_{\text{FD1}} \quad (1)$$

When the NMOS switch turns on ( $T_{ON}$ ), the switch pin rises to

$$V_{SW} = V_{IN} - (R_{DSON} \times I_L), \quad (2)$$

forcing  $V_{BOOST}$  to rise thus reverse biasing D2. The voltage at  $V_{BOOST}$  is then

$$V_{BOOST} = 2V_{IN} - (R_{DSON} \times I_L) - V_{FD2} + V_{FD1} \quad (3)$$

which is approximately

$$2V_{IN} - 0.4V \quad (4)$$

for many applications. Thus the gate-drive voltage of the NMOS switch is approximately


$$V_{IN} - 0.2V \quad (5)$$

An alternate method for charging  $C_{BOOST}$  is to connect D2 to the output as shown in [Figure 21](#). The output voltage should be between 2.5V and 5.5V, so that proper gate voltage will be applied to the internal switch. In this circuit,  $C_{BOOST}$  provides a gate drive voltage that is slightly less than  $V_{OUT}$ .

In applications where both  $V_{IN}$  and  $V_{OUT}$  are greater than 5.5V, or less than 3V,  $C_{BOOST}$  cannot be charged directly from these voltages. If  $V_{IN}$  and  $V_{OUT}$  are greater than 5.5V,  $C_{BOOST}$  can be charged from  $V_{IN}$  or  $V_{OUT}$  minus a zener voltage by placing a zener diode D3 in series with D2, as shown in [Figure 22](#). When using a series zener diode from the input, ensure that the regulation of the input supply doesn't create a voltage that falls outside the recommended  $V_{BOOST}$  voltage.

$$(V_{INMAX} - V_{D3}) < 5.5V$$

$$(V_{INMIN} - V_{D3}) > 1.6V$$



**Figure 22. Zener Reduces Boost Voltage from  $V_{IN}$**

An alternative method is to place the zener diode D3 in a shunt configuration as shown in [Figure 23](#). A small 350mW to 500mW 5.1V zener in a SOT or SOD package can be used for this purpose. A small ceramic capacitor such as a 6.3V, 0.1 $\mu$ F capacitor ( $C_4$ ) should be placed in parallel with the zener diode. When the internal NMOS switch turns on, a pulse of current is drawn to charge the internal NMOS gate capacitance. The 0.1  $\mu$ F parallel shunt capacitor ensures that the  $V_{BOOST}$  voltage is maintained during this time.

Resistor R3 should be chosen to provide enough RMS current to the zener diode (D3) and to the BOOST pin. A recommended choice for the zener current ( $I_{ZENER}$ ) is 1 mA. The current  $I_{BOOST}$  into the BOOST pin supplies the gate current of the NMOS control switch and varies typically according to the following formula for the X - version:

$$I_{BOOST} = 0.49 \times (D + 0.54) \times (V_{ZENER} - V_{D2}) \text{ mA} \quad (6)$$

$I_{BOOST}$  can be calculated for the Y version using the following:

$$I_{BOOST} = 0.20 \times (D + 0.54) \times (V_{ZENER} - V_{D2}) \mu\text{A} \quad (7)$$

where D is the duty cycle,  $V_{ZENER}$  and  $V_{D2}$  are in volts, and  $I_{BOOST}$  is in milliamps.  $V_{ZENER}$  is the voltage applied to the anode of the boost diode (D2), and  $V_{D2}$  is the average forward voltage across D2. Note that this formula for  $I_{BOOST}$  gives typical current. For the worst case  $I_{BOOST}$ , increase the current by 40%. In that case, the worst case boost current will be

$$I_{BOOST-MAX} = 1.4 \times I_{BOOST} \quad (8)$$


R3 will then be given by

$$R3 = (V_{IN} - V_{ZENER}) / (1.4 \times I_{BOOST} + I_{ZENER}) \quad (9)$$

For example, using the X-version let  $V_{IN} = 10V$ ,  $V_{ZENER} = 5V$ ,  $V_{D2} = 0.7V$ ,  $I_{ZENER} = 1\text{mA}$ , and duty cycle  $D = 50\%$ . Then

$$I_{\text{BOOST}} = 0.49 \times (0.5 + 0.54) \times (5 - 0.7) \text{ mA} = 2.19 \text{ mA} \quad (10)$$

$$R3 = (10\text{V} - 5\text{V}) / (1.4 \times 2.19 \text{ mA} + 1 \text{ mA}) = 1.23 \text{ k}\Omega \quad (11)$$



**Figure 23. Boost Voltage Supplied from the Shunt Zener on  $V_{\text{IN}}$**

## ENABLE PIN / SHUTDOWN MODE

The LMR12007 has a shutdown mode that is controlled by the enable pin (EN). When a logic low voltage is applied to EN, the part is in shutdown mode and its quiescent current drops to typically 30nA. Switch leakage adds another 40nA from the input supply. The voltage at this pin should never exceed  $V_{\text{IN}} + 0.3\text{V}$ .

## SOFT-START

This function forces  $V_{\text{OUT}}$  to increase at a controlled rate during start up. During soft-start, the error amplifier's reference voltage ramps from 0V to its nominal value of 1.25V in approximately 200 $\mu\text{s}$ . This forces the regulator output to ramp up in a more linear and controlled fashion, which helps reduce inrush current.

## OUTPUT OVERVOLTAGE PROTECTION

The overvoltage comparator compares the FB pin voltage to a voltage that is 10% higher than the internal reference  $V_{\text{ref}}$ . Once the FB pin voltage goes 10% above the internal reference, the internal NMOS control switch is turned off, which allows the output voltage to decrease toward regulation.

## UNDERVOLTAGE LOCKOUT

Undervoltage lockout (UVLO) prevents the LMR12007 from operating until the input voltage exceeds 2.74V(typ).

The UVLO threshold has approximately 440mV of hysteresis, so the part will operate until  $V_{\text{IN}}$  drops below 2.3V(typ). Hysteresis prevents the part from turning off during power up if  $V_{\text{IN}}$  is non-monotonic.

## CURRENT LIMIT

The LMR12007 uses cycle-by-cycle current limiting to protect the output switch. During each switching cycle, a current limit comparator detects if the output switch current exceeds 1.5A (typ), and turns off the switch until the next switching cycle begins.

## THERMAL SHUTDOWN

Thermal shutdown limits total power dissipation by turning off the output switch when the IC junction temperature exceeds 165°C. After thermal shutdown occurs, the output switch doesn't turn on until the junction temperature drops to approximately 150°C.

## Design Guide

### INDUCTOR SELECTION

The Duty Cycle (D) can be approximated quickly using the ratio of output voltage ( $V_O$ ) to input voltage ( $V_{IN}$ ):

$$D = \frac{V_O}{V_{IN}} \quad (12)$$

The catch diode ( $D_1$ ) forward voltage drop and the voltage drop across the internal NMOS must be included to calculate a more accurate duty cycle. Calculate D by using the following formula:

$$D = \frac{V_O + V_D}{V_{IN} + V_D - V_{SW}} \quad (13)$$

$V_{SW}$  can be approximated by:

$$V_{SW} = I_O \times R_{DS(ON)} \quad (14)$$

The diode forward drop ( $V_D$ ) can range from 0.3V to 0.7V depending on the quality of the diode. The lower  $V_D$  is, the higher the operating efficiency of the converter.

The inductor value determines the output ripple current. Lower inductor values decrease the size of the inductor, but increase the output ripple current. An increase in the inductor value will decrease the output ripple current. The ratio of ripple current ( $\Delta I_L$ ) to output current ( $I_O$ ) is optimized when it is set between 0.3 and 0.4 at 750mA. The ratio  $r$  is defined as:

$$r = \frac{\Delta I_L}{I_O} \quad (15)$$

One must also ensure that the minimum current limit (1.0A) is not exceeded, so the peak current in the inductor must be calculated. The peak current ( $I_{LPK}$ ) in the inductor is calculated by:

$$I_{LPK} = I_O + \Delta I_L / 2 \quad (16)$$

If  $r = 0.7$  at an output of 750mA, the peak current in the inductor will be 1.0125A. The minimum ensured current limit over all operating conditions is 1.0A. One can either reduce  $r$  to 0.6 resulting in a 975mA peak current, or make the engineering judgement that 12.5mA over will be safe enough with a 1.5A typical current limit and 6 sigma limits. When the designed maximum output current is reduced, the ratio  $r$  can be increased. At a current of 0.1A,  $r$  can be made as high as 0.9. The ripple ratio can be increased at lighter loads because the net ripple is actually quite low, and if  $r$  remains constant the inductor value can be made quite large. An equation empirically developed for the maximum ripple ratio at any current below 2A is:

$$r = 0.387 \times I_{OUT}^{-0.3667} \quad (17)$$

Note that this is just a guideline.

The LMR12007 operates at frequencies allowing the use of ceramic output capacitors without compromising transient response. Ceramic capacitors allow higher inductor ripple without significantly increasing output ripple. See the [OUTPUT CAPACITOR](#) section for more details on calculating output voltage ripple.

Now that the ripple current or ripple ratio is determined, the inductance is calculated by:

$$L = \frac{V_O + V_D}{I_O \times r \times f_s} \times (1-D) \quad (18)$$

where  $f_s$  is the switching frequency and  $I_O$  is the output current. When selecting an inductor, make sure that it is capable of supporting the peak output current without saturating. Inductor saturation will result in a sudden reduction in inductance and prevent the regulator from operating correctly. Because of the speed of the internal current limit, the peak current of the inductor need only be specified for the required maximum output current. For example, if the designed maximum output current is 0.5A and the peak current is 0.7A, then the inductor should

be specified with a saturation current limit of >0.7A. There is no need to specify the saturation or peak current of the inductor at the 1.5A typical switch current limit. The difference in inductor size is a factor of 5. Because of the operating frequency of the LMR12007, ferrite based inductors are preferred to minimize core losses. This presents little restriction since the variety of ferrite based inductors is huge. Lastly, inductors with lower series resistance (DCR) will provide better operating efficiency. For recommended inductors see Example Circuits.

## INPUT CAPACITOR

An input capacitor is necessary to ensure that  $V_{IN}$  does not drop excessively during switching transients. The primary specifications of the input capacitor are capacitance, voltage, RMS current rating, and ESL (Equivalent Series Inductance). The recommended input capacitance is 10 $\mu$ F, although 4.7 $\mu$ F works well for input voltages below 6V. The input voltage rating is specifically stated by the capacitor manufacturer. Make sure to check any recommended deratings and also verify if there is any significant change in capacitance at the operating input voltage and the operating temperature. The input capacitor maximum RMS input current rating ( $I_{RMS-IN}$ ) must be greater than:

$$I_{RMS-IN} = I_O \times \sqrt{D \times \left(1-D + \frac{r^2}{12}\right)} \quad (19)$$

It can be shown from the above equation that maximum RMS capacitor current occurs when  $D = 0.5$ . Always calculate the RMS at the point where the duty cycle,  $D$ , is closest to 0.5. The ESL of an input capacitor is usually determined by the effective cross sectional area of the current path. A large leaded capacitor will have high ESL and a 0805 ceramic chip capacitor will have very low ESL. At the operating frequencies of the LMR12007, certain capacitors may have an ESL so large that the resulting impedance ( $2\pi fL$ ) will be higher than that required to provide stable operation. As a result, surface mount capacitors are strongly recommended. Sanyo POSCAP, Tantalum or Niobium, Panasonic SP or Cornell Dubilier ESR, and multilayer ceramic capacitors (MLCC) are all good choices for both input and output capacitors and have very low ESL. For MLCCs it is recommended to use X7R or X5R dielectrics. Consult capacitor manufacturer datasheet to see how rated capacitance varies over operating conditions.

## OUTPUT CAPACITOR

The output capacitor is selected based upon the desired output ripple and transient response. The initial current of a load transient is provided mainly by the output capacitor. The output ripple of the converter is:

$$\Delta V_O = \Delta i_L \times \left( R_{ESR} + \frac{1}{8 \times f_s \times C_O} \right) \quad (20)$$

When using MLCCs, the ESR is typically so low that the capacitive ripple may dominate. When this occurs, the output ripple will be approximately sinusoidal and 90° phase shifted from the switching action. Given the availability and quality of MLCCs and the expected output voltage of designs using the LMR12007, there is really no need to review any other capacitor technologies. Another benefit of ceramic capacitors is their ability to bypass high frequency noise. A certain amount of switching edge noise will couple through parasitic capacitances in the inductor to the output. A ceramic capacitor will bypass this noise while a tantalum will not. Since the output capacitor is one of the two external components that control the stability of the regulator control loop, most applications will require a minimum at 10  $\mu$ F of output capacitance. Capacitance can be increased significantly with little detriment to the regulator stability. Like the input capacitor, recommended multilayer ceramic capacitors are X7R or X5R. Again, verify actual capacitance at the desired operating voltage and temperature.

Check the RMS current rating of the capacitor. The RMS current rating of the capacitor chosen must also meet the following condition:

$$I_{RMS-OUT} = I_O \times \frac{r}{\sqrt{12}} \quad (21)$$

## CATCH DIODE

The catch diode (D1) conducts during the switch off-time. A Schottky diode is recommended for its fast switching times and low forward voltage drop. The catch diode should be chosen so that its current rating is greater than:

$$I_{D1} = I_O \times (1-D) \quad (22)$$

The reverse breakdown rating of the diode must be at least the maximum input voltage plus appropriate margin. To improve efficiency choose a Schottky diode with a low forward voltage drop.

## BOOST DIODE

A standard diode such as the 1N4148 type is recommended. For  $V_{BOOST}$  circuits derived from voltages less than 3.3V, a small-signal Schottky diode is recommended for greater efficiency. A good choice is the BAT54 small signal diode.

## BOOST CAPACITOR

A ceramic 0.01 $\mu$ F capacitor with a voltage rating of at least 6.3V is sufficient. The X7R and X5R MLCCs provide the best performance.

## OUTPUT VOLTAGE

The output voltage is set using the following equation where R2 is connected between the FB pin and GND, and R1 is connected between  $V_O$  and the FB pin. A good value for R2 is 10k $\Omega$ .

$$R1 = \left( \frac{V_O}{V_{REF}} - 1 \right) \times R2 \quad (23)$$

## PCB Layout Considerations

When planning layout there are a few things to consider when trying to achieve a clean, regulated output. The most important consideration when completing the layout is the close coupling of the GND connections of the  $C_{IN}$  capacitor and the catch diode D1. These ground ends should be close to one another and be connected to the GND plane with at least two through-holes. Place these components as close to the IC as possible. Next in importance is the location of the GND connection of the  $C_{OUT}$  capacitor, which should be near the GND connections of  $C_{IN}$  and D1.


There should be a continuous ground plane on the bottom layer of a two-layer board except under the switching node island.

The FB pin is a high impedance node and care should be taken to make the FB trace short to avoid noise pickup and inaccurate regulation. The feedback resistors should be placed as close as possible to the IC, with the GND of R2 placed as close as possible to the GND of the IC. The  $V_{OUT}$  trace to R1 should be routed away from the inductor and any other traces that are switching.

High AC currents flow through the  $V_{IN}$ , SW and  $V_{OUT}$  traces, so they should be as short and wide as possible. However, making the traces wide increases radiated noise, so the designer must make this trade-off. Radiated noise can be decreased by choosing a shielded inductor.

The remaining components should also be placed as close as possible to the IC. Please see Application Note AN-1229 [SNVA054](#) for further considerations and the LMR12007 demo board as an example of a four-layer layout.


## LMR12007X Circuit Examples



**Figure 24. LMR12007X (1.6MHz)**  
 $V_{BOOST}$  Derived from  $V_{IN}$   
 5V to 1.5V/750mA

**Table 1. Bill of Materials for Figure 24**


Part ID	Part Value	Part Number	Manufacturer
U1	750mA Buck Regulator	LMR12007X	Texas Instruments
C1, Input Cap	10µF, 6.3V, X5R	C3216X5ROJ106M	TDK
C2, Output Cap	10µF, 6.3V, X5R	C3216X5ROJ106M	TDK
C3, Boost Cap	0.01µF, 16V, X7R	C1005X7R1C103K	TDK
D1, Catch Diode	0.3V <sub>F</sub> Schottky 1A, 10VR	MBRM110L	ON Semi
D2, Boost Diode	1V <sub>F</sub> @ 50mA Diode	1N4148W	Diodes, Inc.
L1	4.7µH, 1.7A,	VLCF4020T- 4R7N1R2	TDK
R1	2kΩ, 1%	CRCW06032001F	Vishay
R2	10kΩ, 1%	CRCW06031002F	Vishay
R3	100kΩ, 1%	CRCW06031003F	Vishay



**Figure 25. LMR12007X (1.6MHz)**  
 $V_{BOOST}$  Derived from  $V_{OUT}$   
 12V to 3.3V/750mA

**Table 2. Bill of Materials for Figure 25**


Part ID	Part Value	Part Number	Manufacturer
U1	750mA Buck Regulator	LMR12007X	Texas Instruments
C1, Input Cap	10µF, 25V, X7R	C3225X7R1E106M	TDK
C2, Output Cap	22µF, 6.3V, X5R	C3216X5ROJ226M	TDK
C3, Boost Cap	0.01µF, 16V, X7R	C1005X7R1C103K	TDK
D1, Catch Diode	0.34V <sub>F</sub> Schottky 1A, 30VR	SS1P3L	Vishay
D2, Boost Diode	30V, 200 mA Schottky	BAT54	Diodes Inc.
L1	4.7µH, 1.7A,	VLCF4020T- 4R7N1R2	TDK
R1	16.5kΩ, 1%	CRCW06031652F	Vishay
R2	10.0 kΩ, 1%	CRCW06031002F	Vishay
R3	100kΩ, 1%	CRCW06031003F	Vishay



**Figure 26. LMR12007X (1.6MHz)**  
 $V_{BOOST}$  Derived from  $V_{SHUNT}$   
 18V to 1.5V/750mA

**Table 3. Bill of Materials for Figure 26**


Part ID	Part Value	Part Number	Manufacturer
U1	750mA Buck Regulator	LMR12007X	Texas Instruments
C1, Input Cap	10 $\mu$ F, 25V, X7R	C3225X7R1E106M	TDK
C2, Output Cap	22 $\mu$ F, 6.3V, X5R	C3216X5ROJ226M	TDK
C3, Boost Cap	0.01 $\mu$ F, 16V, X7R	C1005X7R1C103K	TDK
C4, Shunt Cap	0.1 $\mu$ F, 6.3V, X5R	C1005X5R0J104K	TDK
D1, Catch Diode	0.4V <sub>F</sub> Schottky 1A, 30VR	SS1P3L	Vishay
D2, Boost Diode	1V <sub>F</sub> @ 50mA Diode	1N4148W	Diodes, Inc.
D3, Zener Diode	5.1V 250Mw SOT	BZX84C5V1	Vishay
L1	6.8 $\mu$ H, 1.6A,	SLF7032T-6R8M1R6	TDK
R1	2k $\Omega$ , 1%	CRCW06032001F	Vishay
R2	10k $\Omega$ , 1%	CRCW06031002F	Vishay
R3	100k $\Omega$ , 1%	CRCW06031003F	Vishay
R4	4.12k $\Omega$ , 1%	CRCW06034121F	Vishay



**Figure 27. LMR12007X (1.6MHz)  
 $V_{BOOST}$  Derived from Series Zener Diode ( $V_{IN}$ )  
 15V to 1.5V/750mA**

**Table 4. Bill of Materials for Figure 27**


Part ID	Part Value	Part Number	Manufacturer
U1	750mA Buck Regulator	LMR12007X	Texas Instruments
C1, Input Cap	10µF, 25V, X7R	C3225X7R1E106M	TDK
C2, Output Cap	22µF, 6.3V, X5R	C3216X5ROJ226M	TDK
C3, Boost Cap	0.01µF, 16V, X7R	C1005X7R1C103K	TDK
D1, Catch Diode	0.4V <sub>F</sub> Schottky 1A, 30VR	SS1P3L	Vishay
D2, Boost Diode	1V <sub>F</sub> @ 50mA Diode	1N4148W	Diodes, Inc.
D3, Zener Diode	11V 350Mw SOT	BZX84C11T	Diodes, Inc.
L1	6.8µH, 1.6A,	SLF7032T-6R8M1R6	TDK
R1	2kΩ, 1%	CRCW06032001F	Vishay
R2	10kΩ, 1%	CRCW06031002F	Vishay
R3	100kΩ, 1%	CRCW06031003F	Vishay



**Figure 28. LMR12007X (1.6MHz)  
 $V_{BOOST}$  Derived from Series Zener Diode ( $V_{OUT}$ )  
 15V to 9V/750mA**

**Table 5. Bill of Materials for Figure 28**


Part ID	Part Value	Part Number	Manufacturer
U1	750mA Buck Regulator	LMR12007X	Texas Instruments
C1, Input Cap	10µF, 25V, X7R	C3225X7R1E106M	TDK
C2, Output Cap	22µF, 16V, X5R	C3216X5R1C226M	TDK
C3, Boost Cap	0.01µF, 16V, X7R	C1005X7R1C103K	TDK
D1, Catch Diode	0.4V <sub>F</sub> Schottky 1A, 30VR	SS1P3L	Vishay
D2, Boost Diode	1V <sub>F</sub> @ 50mA Diode	1N4148W	Diodes, Inc.
D3, Zener Diode	4.3V 350mw SOT	BZX84C4V3	Diodes, Inc.
L1	6.8µH, 1.6A,	SLF7032T-6R8M1R6	TDK
R1	61.9kΩ, 1%	CRCW06036192F	Vishay
R2	10kΩ, 1%	CRCW06031002F	Vishay
R3	100kΩ, 1%	CRCW06031003F	Vishay

**LMR12007Y Circuit Examples**


**Figure 29. LMR12007Y (550kHz)**  
 $V_{BOOST}$  Derived from  $V_{IN}$   
 5V to 1.5V/750mA

**Table 6. Bill of Materials for Figure 29**


Part ID	Part Value	Part Number	Manufacturer
U1	750mA Buck Regulator	LMR12007Y	Texas Instruments
C1, Input Cap	10µF, 6.3V, X5R	C3216X5ROJ106M	TDK
C2, Output Cap	22µF, 6.3V, X5R	C3216X5ROJ226M	TDK
C3, Boost Cap	0.01µF, 16V, X7R	C1005X7R1C103K	TDK
D1, Catch Diode	0.3V <sub>F</sub> Schottky 1A, 10VR	MBRM110L	ON Semi
D2, Boost Diode	1V <sub>F</sub> @ 50mA Diode	1N4148W	Diodes, Inc.
L1	10µH, 1.6A,	SLF7032T-100M1R4	TDK
R1	2kΩ, 1%	CRCW06032001F	Vishay
R2	10kΩ, 1%	CRCW06031002F	Vishay
R3	100kΩ, 1%	CRCW06031003F	Vishay



**Figure 30. LMR12007Y (550kHz)**  
 $V_{BOOST}$  Derived from  $V_{OUT}$   
 12V to 3.3V/750mA

**Table 7. Bill of Materials for Figure 30**


Part ID	Part Value	Part Number	Manufacturer
U1	750mA Buck Regulator	LMR12007Y	Texas Instruments
C1, Input Cap	10µF, 25V, X7R	C3225X7R1E106M	TDK
C2, Output Cap	22µF, 6.3V, X5R	C3216X5ROJ226M	TDK
C3, Boost Cap	0.01µF, 16V, X7R	C1005X7R1C103K	TDK
D1, Catch Diode	0.34V <sub>F</sub> Schottky 1A, 30VR	SS1P3L	Vishay
D2, Boost Diode	30V, 200 mA Schottky	BAT54	Diodes Inc.
L1	10µH, 1.6A,	SLF7032T-100M1R4	TDK
R1	16.5kΩ, 1%	CRCW06031652F	Vishay
R2	10.0 kΩ, 1%	CRCW06031002F	Vishay
R3	100kΩ, 1%	CRCW06031003F	Vishay



**Figure 31. LMR12007Y (550kHz)**  
 $V_{BOOST}$  Derived from  $V_{SHUNT}$   
 18V to 1.5V/750mA

**Table 8. Bill of Materials for Figure 31**


Part ID	Part Value	Part Number	Manufacturer
U1	750mA Buck Regulator	LMR12007Y	Texas Instruments
C1, Input Cap	10 $\mu$ F, 25V, X7R	C3225X7R1E106M	TDK
C2, Output Cap	22 $\mu$ F, 6.3V, X5R	C3216X5ROJ226M	TDK
C3, Boost Cap	0.01 $\mu$ F, 16V, X7R	C1005X7R1C103K	TDK
C4, Shunt Cap	0.1 $\mu$ F, 6.3V, X5R	C1005X5R0J104K	TDK
D1, Catch Diode	0.4V <sub>F</sub> Schottky 1A, 30VR	SS1P3L	Vishay
D2, Boost Diode	1V <sub>F</sub> @ 50mA Diode	1N4148W	Diodes, Inc.
D3, Zener Diode	5.1V 250Mw SOT	BZX84C5V1	Vishay
L1	15 $\mu$ H, 1.5A	SLF7045T-150M1R5	TDK
R1	2k $\Omega$ , 1%	CRCW06032001F	Vishay
R2	10k $\Omega$ , 1%	CRCW06031002F	Vishay
R3	100k $\Omega$ , 1%	CRCW06031003F	Vishay
R4	4.12k $\Omega$ , 1%	CRCW06034121F	Vishay



**Figure 32. LMR12007Y (550kHz)**  
 $V_{BOOST}$  Derived from Series Zener Diode ( $V_{IN}$ )  
 15V to 1.5V/750mA

**Table 9. Bill of Materials for Figure 32**

Part ID	Part Value	Part Number	Manufacturer
U1	750mA Buck Regulator	LMR12007Y	Texas Instruments
C1, Input Cap	10µF, 25V, X7R	C3225X7R1E106M	TDK
C2, Output Cap	22µF, 6.3V, X5R	C3216X5ROJ226M	TDK
C3, Boost Cap	0.01µF, 16V, X7R	C1005X7R1C103K	TDK
D1, Catch Diode	0.4V <sub>F</sub> Schottky 1A, 30VR	SS1P3L	Vishay
D2, Boost Diode	1V <sub>F</sub> @ 50mA Diode	1N4148W	Diodes, Inc.
D3, Zener Diode	11V 350Mw SOT	BZX84C11T	Diodes, Inc.
L1	15µH, 1.5A,	SLF7045T-150M1R5	TDK
R1	2kΩ, 1%	CRCW06032001F	Vishay
R2	10kΩ, 1%	CRCW06031002F	Vishay
R3	100kΩ, 1%	CRCW06031003F	Vishay



**Figure 33. LMR12007Y (550kHz)  
 $V_{BOOST}$  Derived from Series Zener Diode ( $V_{OUT}$ )  
 15V to 9V/750mA**

**Table 10. Bill of Materials for Figure 33**

Part ID	Part Value	Part Number	Manufacturer
U1	750mA Buck Regulator	LMR12007Y	Texas Instruments
C1, Input Cap	10µF, 25V, X7R	C3225X7R1E106M	TDK
C2, Output Cap	22µF, 16V, X5R	C3216X5R1C226M	TDK
C3, Boost Cap	0.01µF, 16V, X7R	C1005X7R1C103K	TDK
D1, Catch Diode	0.4V <sub>F</sub> Schottky 1A, 30VR	SS1P3L	Vishay
D2, Boost Diode	1V <sub>F</sub> @ 50mA Diode	1N4148W	Diodes, Inc.
D3, Zener Diode	4.3V 350mw SOT	BZX84C4V3	Diodes, Inc.
L1	22µH, 1.4A,	SLF7045T-220M1R3-1PF	TDK
R1	61.9kΩ, 1%	CRCW06036192F	Vishay
R2	10kΩ, 1%	CRCW06031002F	Vishay
R3	100kΩ, 1%	CRCW06031003F	Vishay

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LMR12007XMK	ACTIVE	SOT-23-THIN	DDC	6	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	SP1B	<a href="#">Samples</a>
LMR12007XMKX	ACTIVE	SOT-23-THIN	DDC	6	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	SP1B	<a href="#">Samples</a>
LMR12007YMK	ACTIVE	SOT-23-THIN	DDC	6	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	SP2B	<a href="#">Samples</a>
LMR12007YMKX	ACTIVE	SOT-23-THIN	DDC	6	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	SP2B	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMR12007XMK	SOT-23-THIN	DDC	6	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMR12007XMKX	SOT-23-THIN	DDC	6	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMR12007YMK	SOT-23-THIN	DDC	6	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
LMR12007YMKX	SOT-23-THIN	DDC	6	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3


**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMR12007XMK	SOT-23-THIN	DDC	6	1000	210.0	185.0	35.0
LMR12007XMKX	SOT-23-THIN	DDC	6	3000	210.0	185.0	35.0
LMR12007YMK	SOT-23-THIN	DDC	6	1000	210.0	185.0	35.0
LMR12007YMKX	SOT-23-THIN	DDC	6	3000	210.0	185.0	35.0

DDC (R-PDSO-G6)


PLASTIC SMALL-OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion.
  - D. Falls within JEDEC MO-193 variation AA (6 pin).

DDC (R-PDSO-G6)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.

## IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.

## Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

 [View LMR12007YMKX on WIN SOURCE](#)

 [Texas Instruments](#) Information

## Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management