



# THE DATASHEET OF LMX3305SLBX



# LMX3305

*LMX3305 Triple Phase Locked Loop for RF Personal Communications*



Literature Number: SNOS533B

## Triple Phase Locked Loop for RF Personal Communications

### General Description

The LMX3305 contains three Phase Locked Loops (PLL) on a single chip. It has a RF PLL, an IF Rx PLL and an IF Tx PLL for CDMA applications. The RF fractional-N PLL uses a 16/17/20/21 quadruple modulus prescaler for PCS application and a 8/9/12/13 quadruple modulus prescaler for cellular application. Both quadruple modulus prescalers offer modulo 1 through 16 fractional compensation circuitry. The RF fractional-N PLL can be programmed to operate from 800 MHz to 1400MHz in cellular band and 1200MHz to 2300 MHz in PCS band. The IF Rx PLL and the IF Tx PLL are integer-N frequency synthesizers that operate from 45 MHz to 600 MHz with 8/9 dual modulus prescalers. Serial data is transferred into the LMX3305 via a microwire interface (Clock, Data, & LE).

The RF PLL provides a fastlock feature allowing the loop bandwidth to be increased by 3X during initial lock-on.

The supply voltage of the LMX3305 ranges from 2.7V to 3.6V. It typically consumes 9 mA of supply current and is packaged in a 24-pin CSP package.


### Features

- Three PLLs integrated on a single chip
- RF PLL fractional-N counter
- 16/17/20/21 RF quadruple modulus prescaler for PCS application
- 8/9/12/13 RF quadruple modulus prescaler for cellular application
- 2.7V to 3.6V operation
- Low current consumption:  $I_{CC} = 9 \text{ mA}$  (typ) at 3.0V
- Programmable or logical power down mode:  $I_{CC} = 10 \mu\text{A}$  (typ) at 3.0V
- RF PLL Fastlock feature with timeout counter
- Digital lock detect
- Microwire Interface with data preset
- 24-pin CSP package

### Applications


- CDMA Cellular telephone systems

### Block Diagram




10136101

## Functional Block Diagram



10136102

## Connection Diagram



10136103

**Top View**  
**Order Number LMX3305SLBX**  
**See NS Package Number SLB24A**

## Pin Descriptions

Pin No.	Pin Name	I/O	Description
1	RF_CP <sub>o</sub>	O	Charge pump output for RF PLL. For connection to a loop filter for driving the input of an external VCO.
2	RF_GND	PWR	RF PLL ground.
3	RF_F <sub>IN</sub>	I	RF prescaler input. Small signal input from the RF Cellular or PCS VCO.
4	RF_V <sub>CC</sub>	PWR	RF PLL power supply voltage. Input may range from 2.7V to 3.6V. Bypass capacitors should be placed as close as possible to this pin and be connected directly to the ground plane. Tx V <sub>CC</sub> = Rx V <sub>CC</sub> = RF V <sub>CC</sub> .
5	Lock_Det	O	Multiplexed output of the RF, Rx, and Tx PLL's analog or digital lock detects. The outputs from the R, N and Fastlock counters can also be selected for test purposes. Refer to Section 2.3.4 for more detail.
6	N/C		No Connect.
7	RF_En	I	RF PLL enable pin. A LOW on RF En powers down the RF PLL and TRI-STATE <sup>®</sup> s the RF PLL charge pump.
8	Rx_En	I	Rx PLL enable pin. A LOW on Rx En powers down the Rx PLL and TRI-STATEs the Rx PLL charge pump.
9	Tx_En	I	Tx PLL enable pin. A LOW on Tx En powers down the Tx PLL and TRI-STATEs the Tx PLL charge pump.
10	Clock	I	High impedance CMOS clock input. Data for the various counters is clocked on the rising edge into the CMOS input.
11	Data	I	Binary serial data input. Data entered MSB first.
12	LE	I	High impedance CMOS input. When LE goes LOW, data is transferred into the shift registers. When LE goes HIGH, data is transferred from the internal registers into the appropriate latches.
13	Tx_F <sub>IN</sub>	I	Tx prescaler input. Small signal input from the Tx VCO.
14	Tx_CP <sub>o</sub>	O	Charge pump output for Tx PLL. For connection to a loop filter for driving the input of an external VCO.
15	Tx_GND		Tx PLL ground.
16	Tx_V <sub>CC</sub>	PWR	Tx PLL power supply voltage input. Input may range from 2.7V to 3.6V. Bypass capacitors should be placed as close as possible to this pin and be connected directly to the ground plane. Tx V <sub>CC</sub> = Rx V <sub>CC</sub> = RF V <sub>CC</sub> .
17	OSC <sub>IN</sub>	I	PLL reference input which has a V <sub>CC</sub> /2 input threshold and can be driven from an external CMOS or TLL logic gate. The R counter is clocked on the falling edge of the OSC <sub>IN</sub> signal.
18	Rx_V <sub>CC</sub>	PWR	Rx PLL power supply voltage. Input ranges from 2.7V to 3.6V. Bypass capacitors should be placed as close as possible to this pin and be connected directly to the ground plane. Tx V <sub>CC</sub> = Rx V <sub>CC</sub> = RF V <sub>CC</sub> .
19	Rx_GND	PWR	Rx PLL ground.
20	Rx_CP <sub>o</sub>	O	Charge pump output for Rx PLL. For connection to a loop filter for driving the input of an external VCO.
21	Rx_F <sub>IN</sub>	I	Rx prescaler input. Small signal input from the Rx VCO.
22	RF_Sw1	O	An open drain NMOS output which can be use for bandswitching or Fastlocking the RF PLL. (During Fastlock mode a second loop filter damping resistor can be switched in parallel with the first to ground.) Refer to Section 2.5.3 for more detail.
23	RF_Sw2	O	An open drain NMOS output which can be use for bandswitching or Fastlocking the RF PLL. (During Fastlock mode a second loop filter damping resistor can be switched in parallel with the first to ground.) Refer to Section 2.5.3 for more detail.
24	V <sub>P</sub>	O	RF PLL charge pump power supply. An internal voltage doubler can be enabled in 3V applications to allow the RF charge pump to operate over a wider tuning range.

**Absolute Maximum Ratings** (Notes 1, 2)

Power Supply Voltage (PLL $V_{CC}$ ) (Note 3)	-0.3V to +6.5V
Supply Voltage ( $V_P$ )	-0.3V to +6.5V
Voltage on any Pin with GND = 0V ( $V_I$ )	-0.3V to $V_{CC}$ +0.3V
Storage Temperature Range ( $T_S$ )	-65°C to +150°C

Lead Temp. (solder, 4 sec.) ( $T_L$ )	+240°C
ESD - Whole Body Model (Note 2)	2 kV

**Recommended Operating Conditions** (Note 1)

Power Supply Voltage (PLL $V_{CC}$ ) (Note 3)	2.7V to 3.6V
Supply Voltage ( $V_P$ ) (Note 3)	PLL $V_{CC}$ to 5.5V
Operating Temperature ( $T_A$ )	-30°C to +85°C

**Electrical Characteristics**(V<sub>CC</sub> = V<sub>P</sub> = 3V, -30°C < T<sub>A</sub> < 85°C except as specified)

Symbol	Parameter	Conditions	Value			Unit
			Min	Typ	Max	
<b>GENERAL</b>						
I <sub>CC</sub>	Power Supply Current	RF = On, Rx = On, Tx = On 2.7V ≤ V <sub>CC</sub> ≤ 3.6V		9.0	15	mA
I <sub>CC-PWDN</sub>	Power Down Current			10	75	μA
f <sub>IN</sub>	PCS Operating Frequency		1200		2300	MHz
	Cellular Operating Frequency		800		1400	
	IF Operating Frequency (Rx, Tx)		45		600	
f <sub>OSC</sub>	Oscillator Frequency			19.68	25	MHz
f <sub>φ</sub>	Phase Detector Frequency				10	MHz
Pf <sub>IN</sub>	PCS/Cellular/IF Input Sensitivity	2.7V ≤ V <sub>CC</sub> ≤ 3.6V	-15		+0	dBm
Pf <sub>OSC</sub>	Oscillator Sensitivity		0.5		V <sub>CC</sub>	V <sub>PP</sub>
RF PN	RF Phase Noise	F <sub>OUT</sub> = 1 GHz		-70		dBc/Hz
IF PN	IF Phase Noise			-70		
	Fractional Spur @ 10 kHz	1 kHz Loop Filter (Note 4)			-50	
	Fractional Spur Harmonic		Attenuate 6 dB/OCT after 10 kHz			dBc
Tsw	Switching Speed	1 kHz Loop Filter, 60 MHz Jump to Within 1 kHz			4.0	ms
<b>CHARGE PUMP</b>						
RF I <sub>D0</sub> Source	RF Charge Pump Source Current	V <sub>D0</sub> = V <sub>P</sub> /2 (Note 5)	-22	I <sub>NOM</sub>	22	%
RF I <sub>D0</sub> Sink	RF Charge Pump Sink Current	V <sub>D0</sub> = V <sub>P</sub> /2 (Note 5)	-22	I <sub>NOM</sub>	22	%
IF I <sub>D0</sub> Source	IF Charge Pump Source Current	V <sub>D0</sub> = V <sub>CC</sub> /2 (Note 5)	80	100	120	μA
IF I <sub>D0</sub> Sink	IF Charge Pump Sink Current	V <sub>D0</sub> = V <sub>CC</sub> /2 (Note 5)	-80	-100	-120	μA
I <sub>D0-TRI</sub>	Charge Pump TRI-STATE Current	(Note 6)			1000	pA
I <sub>D0</sub> Sink vs I <sub>D0</sub> Source	Charge Pump Sink vs Source Mismatch	T <sub>A</sub> = 25°C (Note 7)		3	10	%
I <sub>D0</sub> vs V <sub>D0</sub>	Charge Pump Current vs Voltage	T <sub>A</sub> = 25°C (Note 6)		8	15	%
I <sub>D0</sub> vs T <sub>A</sub>	Charge Pump Current vs Temperature	(Note 7)		5	10	%
<b>DIGITAL INPUTS AND OUTPUTS</b>						
V <sub>IH</sub>	High-Level Input Voltage	V <sub>CC</sub> = 2.7V to 3.6V	0.8 V <sub>CC</sub>			V
V <sub>IL</sub>	Low-Level Input Voltage	V <sub>CC</sub> = 2.7V to 3.6V			0.2 V <sub>CC</sub>	V
V <sub>OL</sub>	Low-Level Output Voltage	I <sub>OL</sub> = 2 mA			0.4	V
I <sub>IH</sub>	High-Level Input Current	V <sub>IH</sub> = V <sub>CC</sub> = 3.6V	-1.0		1.0	μA
I <sub>IL</sub>	Low-Level Input Current	V <sub>IL</sub> = 0V, V <sub>CC</sub> = 3.6V	-1.0		1.0	μA
I <sub>IH</sub>	OSC <sub>IN</sub> High-Level Input Current	V <sub>IH</sub> = V <sub>CC</sub> = 3.6V			100	μA

Symbol	Parameter	Conditions	Value			Unit
			Min	Typ	Max	
$I_{IL}$	OSC <sub>IN</sub> Low-Level Input Current	$V_{IL} = 0V, V_{CC} = 3.6V$	-100			$\mu A$
$t_{CS}$	Data to Clock Setup Time		50			ns
$t_{CH}$	Data to Clock Hold Time		10			ns
$t_{CWH}$	Clock Pulse Width High		50			ns
$T_{CWL}$	Clock Pulse Width Low		50			ns
$t_{ENSL}$	Clock to Load_En Setup Time		50			ns
$t_{ENW}$	Load_En Pulse Width		50			ns

**Note 1:** Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Recommended Operating Conditions indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics.

**Note 2:** This device is a high performance RF integrated circuit and is ESD sensitive. Handling and assembly of this device should be done on ESD protected workstations.

**Note 3:** PLL  $V_{CC}$  represents RF  $V_{CC}$ , Tx  $V_{CC}$  and Rx  $V_{CC}$  collectively.

**Note 4:** Guaranteed by design. Not tested in production.


**Note 5:**  $I_{NOM} = 100 \mu A, 400 \mu A, 700 \mu A$  or  $900 \mu A$  for RF charge pump.

**Note 6:** For RF charge pump,  $0.5 \leq V_{D0} \leq V_P - 0.5$ ; for IF charge pump,  $0.5 \leq V_{D0} \leq V_{CC} - 0.5$ .

**Note 7:** For RF charge pump,  $V_{D0} = V_P/2$ , for IF charge pump,  $V_{D0} = V_{CC}/2$ .

OBSOLETE

## Charge Pump Current Specification Definitions



10136104

I1 = CP sink current at  $V_{D_o} = V_p - \Delta V$

I2 = CP sink current at  $V_{D_o} = V_p/2$

I3 = CP sink current at  $V_{D_o} = \Delta V$

I4 = CP source current at  $V_{D_o} = V_p - \Delta V$

I5 = CP source current at  $V_{D_o} = V_p/2$

I6 = CP source current at  $V_{D_o} = \Delta V$

$\Delta V$  = Voltage offset from positive and negative rails. Dependent on VCO tuning range relative to  $V_{CC}$  and ground. Typical values are between 0.5V and 1.0V.

1.  $I_{D_o}$  vs  $V_{D_o}$  = Charge Pump Output Current magnitude variation vs Voltage =

$$\left[ \frac{1}{2} * \{I11 - I13\} \right] / \left[ \frac{1}{2} * \{I11 + I13\} \right] * 100\% \text{ and } \left[ \frac{1}{2} * \{I14 - I16\} \right] / \left[ \frac{1}{2} * \{I14 + I16\} \right] * 100\%$$

2.  $I_{D_o-sink}$  vs  $I_{D_o-source}$  = Charge Pump Output Current Sink vs Source Mismatch =

$$\left[ |I12| - |I15| \right] / \left[ \frac{1}{2} * \{I12 + I15\} \right] * 100\%$$

3.  $I_{D_o}$  vs  $T_A$  = Charge Pump Output Current magnitude variation vs Temperature =

$$\left[ |I12 @ temp1| - |I12 @ 25^\circ C| \right] / |I12 @ 25^\circ C| * 100\% \text{ and } \left[ |I15 @ temp1| - |I15 @ 25^\circ C| \right] / |I15 @ 25^\circ C| * 100\%$$

## 1.0 Functional Description

The LMX3305 phase-lock-loop (PLL) system configuration consists of a high-stability crystal reference oscillator, three frequency synthesizers, three voltage controlled oscillators (VCO), and three passive loop filters. Each of the frequency synthesizers includes a phase detector, a current mode charge pump, as well as programmable reference [R] and feedback [N] frequency dividers. The VCO frequency is established by dividing the crystal reference signal down via the R-counter to obtain a comparison reference frequency. This reference signal ( $f_R$ ) is then presented to the input of a phase/frequency detector and compared with the feedback signal ( $f_N$ ), which is obtained by dividing the VCO frequency down by way of the N-counter, and fractional circuitry. The phase/frequency detector's current source output pumps charge into the loop filter, which then converts the charge into the VCO's control voltage. The function of phase/frequency comparator is to adjust the voltage presented to the VCO until the feedback signal frequency and phase match that of the reference signal. When the RF PLL is in a "Phase-Locked" condition, the RF VCO frequency will be  $(N + F)$  times that of the comparison frequency, where N is the integer divide ratio, and F is the fractional component. The fractional synthesis allows the phase detector frequency to be increased while maintaining the same frequency step size for channel selection. The divider ratio N is thereby reduced giving a lower phase noise referred to the phase detector input, and the comparison frequency is increased allowing faster switching time.

### 1.1 REFERENCE OSCILLATOR INPUTS

The reference oscillator frequency for the RF and IF PLLs are provided from the external references through the  $OSC_{IN}$  pin.  $OSC_{IN}$  input can operate up to 25 MHz with input sensitivity of  $0.5 V_{PP}$  minimum and it drives RF, Rx and Tx R-counters.  $OSC_{IN}$  input has a  $V_{CC}/2$  input threshold that can be driven from an external CMOS or TTL logic gate. Typically, the  $OSC_{IN}$  is connected to the output of a crystal oscillator.

### 1.2 REFERENCE DIVIDERS (R-COUNTERS)

The RF, Rx and Tx R-counters are clocked through the oscillator block. The maximum frequency is 25 MHz. All RF, Rx and Tx R-counters are CMOS design. The RF R-counter is 8-bit in length with programmable divider ratio from 2 to 255. The Rx and Tx R-counters are 10-bit in length with programmable divider ratio from 2 to 1023.

### 1.3 PRESCALERS

The LMX3305 has a 16/17/20/21 quadruple modulus prescaler for the PCS application and a 8/9/12/13 quadruple modulus prescaler for the cellular application. The Rx and Tx prescalers are dual modulus with 8/9 modulus ratio. Both RF/IF prescalers' outputs drive the subsequent CMOS flip-flop chain comprising the programmable N feedback counters.

### 1.4 FEEDBACK DIVIDERS (N-COUNTERS)

The RF, Rx and Tx N-counters are clocked by the output of RF, Rx and Tx prescalers respectively. The RF N-counter is composed of two parts: the 15 MSB bits comprise the integer portion and the 4 LSB bits comprise the fractional portion. The RF fractional N divider is fully programmable from 80 to 32767 over the frequency range from 1200 MHz-2300 MHz for PCS application and 40 to 16383 over the frequency range from 800 MHz-1400 MHz for cellular application. The 4-bit fractional portion of the RF counter represents the fraction's numerator. The fraction's denominator base is determined by the four **FRAC\_D** register bits.

The Rx and Tx N-counters are each a 13-bit integer divisor, fully programmable from 56 to 8,191 over the frequency range from 45 MHz-600 MHz. The Rx and Tx N-counters do not include fractional compensation.

### 1.5 FRACTIONAL COMPENSATION

The fractional compensation circuitry of the LMX3305 RF divider allows the user to adjust the VCO tuning resolution in 1/2 through 1/16th increments of the phase detector comparison frequency. A 4-bit denominator register (**FRAC\_D**) selects the fractional modulo base. The integer averaging is accomplished by using a 4-bit accumulator. A variable phase delay stage compensates for the accumulated integer phase error, minimizes the charge pump duty cycle and reduces the spurious levels. This technique eliminates the need for compensation current injection into the loop filter. An overflow signal generated by the accumulator is equivalent to one full RF VCO cycle, and results in a pulse swallow.

### 1.6 PHASE/FREQUENCY DETECTORS

The RF and IF phase/frequency detectors are driven from their respective N- and R-counter outputs. The maximum frequency at the phase detector inputs is 10 MHz unless limited by the minimum continuous divide ratio of the multi-modulus prescaler. The phase detector output controls the charge pump. The polarity of the pump-up or pump-down control is programmed using **RF\_PD\_POL**, **Rx\_PD\_POL**, or **Tx\_PD\_POL** depending on whether RF or IF VCO characteristics are positive or negative. The phase detector also receives a feedback signal from the charge pump in order to eliminate dead zones.

### 1.7 CHARGE PUMPS

The phase detector's current source output pumps charge into an external loop filter, which then converts it into the VCO's control voltage. The charge pump steers the charge pump output  $CP_o$  to  $V_{CC}$  (pump-up) or Ground (pump-down). When locked,  $CP_o$  is primarily in a TRI-STATE mode with small corrections. The IF charge pump output current magnitudes are nominally 100  $\mu A$ . The RF charge pump output currents can be programmed by the **RF\_Icpo** bits at 100  $\mu A$ , 400  $\mu A$ , 700  $\mu A$ , or 900  $\mu A$ .

### 1.8 VOLTAGE DOUBLER ( $V_P$ )

The  $V_P$  pin is normally driven from an external power supply over a range of  $V_{CC}$  to 5.5V to provide current for the RF charge pump circuit. An internal voltage doubler circuit connected between the  $V_{CC}$  and  $V_P$  supply pins alternately allows  $V_{CC} = 3V (\pm 10\%)$  users to run the RF charge pump circuit at close to twice the  $V_{CC}$  power supply voltage. The voltage doubler mode is enabled by setting the **V2X** bit to a HIGH level. The voltage doubler's charge pump driver originates from the oscillator input. The device will not totally powerdown until the **V2X** bit is programmed LOW. The average delivery current of the doubler is less than the instantaneous current demand of the RF charge pump when active and is thus not capable of sustaining a continuous out of lock condition. A large external capacitor connected to  $V_P$  ( $\approx 0.1 \mu F$ ) is needed to control power supply droop when changing frequencies.

### 1.9 MICROWIRE INTERFACE

The programmable register set is accessed through the microwire serial interface. The interface is comprised of three signal pins: Clock, Data, and LE. After the LE goes LOW, serial data is clocked into the 32-bit shift register upon the rising edge of Clock MSB first. The last three data bits shifted into the shift register select one of five addresses. When LE goes

HIGH, data is transferred from the shift registers into one of the four register bank latches. Selecting the address <000> presets the data in the four register banks. The synthesizer can be programmed even in the power down (or not enabled) state.

### 1.10 LOCK DETECT OUTPUTS

The open-drain Lock Detect is available in the LMX3305 to provide a digital or analog lock detect indication for the sum of the active PLLs. In the digital lock detect mode, an internal digital filter produces a logic level HIGH at the lock detect output when the error between the phase detector inputs is less than 15 ns for five consecutive comparison cycles. The lock detect output is LOW when the error between the phase detector inputs is more than 30 ns for one comparison cycle. In the analog lock detect mode, the lock detect pin becomes active low whenever any of the active PLLs are charge pumping. The **Lock\_Det** pin can also be programmed to provide the outputs of the R, N or fastlock timeout counters.

### 1.11 POWER CONTROL

Each PLL is individually power controlled by the microwire power down bits **Rx\_PWDN**, **Tx\_PWDN** and **RF\_PWDN**. Alternatively, the PLLs can also be power controlled by the **Tx\_En**, **Rx\_En**, and **RF\_En** pins. The enable pins override the power down bits except for the **V2X** bit. When the respective PLL's enable pin is high, the power down bits determine the state of power control. Activation of any PLL power down modes result in the disabling of the respective N counter and de-biasing of its respective  $f_{IN}$  input (to a high impedance state). The R counter functionality also becomes disabled when the power down bit is activated. The reference oscillator block powers down and the **OSC<sub>IN</sub>** pin reverts to a high impedance state when all of the enable pins are LOW or all of the power down bits are programmed HIGH, unless **V2X** bit is HIGH. Power down forces the respective charge pump and phase comparator logic to a TRI-STATE condition. A power down counter reset function resets both N and R counters of the respective PLL. Upon powering up the N counter resumes counting in "close" alignment with the R counter (the maximum error is one prescaler cycle). The microwire control register remains active and capable of loading and latching in data during all of the power down modes.

## 2.0 Programming Description

2.1 MICROWIRE SERIAL BUS INTERFACE

The LMX3305 uses Clock, Data, and LE signals to accomplish all data transactions. Data is latched into the 32-bit shift register on the rising edge of Clock, MSB first. The last three bits loaded are the address bits that determine which of the four Data register banks the shift register data will be transferred to when LE goes HIGH.

SHIFTER REGISTER BIT LOCATION											Least Significant Bit											Address Field														
Most Significant Bit											Data Field											Address Field														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
All Register bits Preset (Upon LE latching address <000>)																																				
Tx_R_CNTR [9:0]											LD [3:0]											Rx_R_CNTR [9:0]										X	0	0	0	
IF_R28											IF_R17											IF_R13											IF_R0	IF_R1	IF_R2	IF_R3
IF_R27											IF_R16											IF_R14											IF_R1	IF_R2	IF_R3	IF_R4
IF_R26											IF_R15											IF_R15											IF_R2	IF_R3	IF_R4	IF_R5
IF_R25											IF_R14											IF_R16											IF_R3	IF_R4	IF_R5	IF_R6
IF_R24											IF_R13											IF_R17											IF_R4	IF_R5	IF_R6	IF_R7
IF_R23											IF_R12											IF_R18											IF_R5	IF_R6	IF_R7	IF_R8
IF_R22											IF_R11											IF_R19											IF_R6	IF_R7	IF_R8	IF_R9
IF_R21											IF_R10											IF_R20											IF_R7	IF_R8	IF_R9	IF_R10
IF_R20											IF_R9											IF_R21											IF_R8	IF_R9	IF_R10	IF_R11
IF_R19											IF_R8											IF_R22											IF_R9	IF_R10	IF_R11	IF_R12
IF_R18											IF_R7											IF_R23											IF_R10	IF_R11	IF_R12	IF_R13
IF_R17											IF_R6											IF_R24											IF_R11	IF_R12	IF_R13	IF_R14
IF_R16											IF_R5											IF_R25											IF_R12	IF_R13	IF_R14	IF_R15
IF_R15											IF_R4											IF_R26											IF_R13	IF_R14	IF_R15	IF_R16
IF_R14											IF_R3											IF_R27											IF_R14	IF_R15	IF_R16	IF_R17
IF_R13											IF_R2											IF_R28											IF_R15	IF_R16	IF_R17	IF_R18
IF_R12											IF_R1											IF_R29											IF_R16	IF_R17	IF_R18	IF_R19
IF_R11											IF_R0											IF_R30											IF_R17	IF_R18	IF_R19	IF_R20
IF_R10											IF_R1											IF_R31											IF_R18	IF_R19	IF_R20	IF_R21
IF_R9											IF_R2											IF_R32											IF_R19	IF_R20	IF_R21	IF_R22
IF_R8											IF_R3											IF_R33											IF_R20	IF_R21	IF_R22	IF_R23
IF_R7											IF_R4											IF_R34											IF_R21	IF_R22	IF_R23	IF_R24
IF_R6											IF_R5											IF_R35											IF_R22	IF_R23	IF_R24	IF_R25
IF_R5											IF_R6											IF_R36											IF_R23	IF_R24	IF_R25	IF_R26
IF_R4											IF_R7											IF_R37											IF_R24	IF_R25	IF_R26	IF_R27
IF_R3											IF_R8											IF_R38											IF_R25	IF_R26	IF_R27	IF_R28
IF_R2											IF_R9											IF_R39											IF_R26	IF_R27	IF_R28	IF_R29
IF_R1											IF_R10											IF_R40											IF_R27	IF_R28	IF_R29	IF_R30
IF_R0											IF_R11											IF_R41											IF_R28	IF_R29	IF_R30	IF_R31
IF_N28											IF_N17											IF_N13											IF_N0	IF_N1	IF_N2	IF_N3
IF_N27											IF_N16											IF_N14											IF_N1	IF_N2	IF_N3	IF_N4
IF_N26											IF_N15											IF_N15											IF_N2	IF_N3	IF_N4	IF_N5
IF_N25											IF_N14											IF_N16											IF_N3	IF_N4	IF_N5	IF_N6
IF_N24											IF_N13											IF_N17											IF_N4	IF_N5	IF_N6	IF_N7
IF_N23											IF_N12											IF_N18											IF_N5	IF_N6	IF_N7	IF_N8
IF_N22											IF_N11											IF_N19											IF_N6	IF_N7	IF_N8	IF_N9
IF_N21											IF_N10											IF_N20											IF_N7	IF_N8	IF_N9	IF_N10
IF_N20											IF_N9											IF_N21											IF_N8	IF_N9	IF_N10	IF_N11
IF_N19											IF_N8											IF_N22											IF_N9	IF_N10	IF_N11	IF_N12
IF_N18											IF_N7											IF_N23											IF_N10	IF_N11	IF_N12	IF_N13
IF_N17											IF_N6											IF_N24											IF_N11	IF_N12	IF_N13	IF_N14
IF_N16											IF_N5											IF_N25											IF_N12	IF_N13	IF_N14	IF_N15
IF_N15											IF_N4											IF_N26											IF_N13	IF_N14	IF_N15	IF_N16
IF_N14											IF_N3											IF_N27											IF_N14	IF_N15	IF_N16	IF_N17
IF_N13											IF_N2											IF_N28											IF_N15	IF_N16	IF_N17	IF_N18
IF_N12											IF_N1											IF_N29											IF_N16	IF_N17	IF_N18	IF_N19
IF_N11											IF_N0											IF_N30											IF_N17	IF_N18	IF_N19	IF_N20
IF_N10											IF_N1											IF_N31											IF_N18	IF_N19	IF_N20	IF_N21
IF_N9											IF_N2											IF_N32											IF_N19	IF_N20	IF_N21	IF_N22
IF_N8											IF_N3											IF_N33											IF_N20	IF_N21	IF_N22	IF_N23
IF_N7											IF_N4											IF_N34											IF_N21	IF_N22	IF_N23	IF_N24
IF_N6											IF_N5											IF_N35											IF_N22	IF_N23	IF_N24	IF_N25
IF_N5											IF_N6											IF_N36											IF_N23	IF_N24	IF_N25	IF_N26
IF_N4											IF_N7											IF_N37											IF_N24	IF_N25	IF_N26	IF_N27
IF_N3											IF_N8											IF_N38											IF_N25	IF_N26	IF_N27	IF_N28
IF_N2											IF_N9											IF_N39											IF_N26	IF_N27	IF_N28	IF_N29
IF_N1											IF_N10											IF_N40											IF_N27	IF_N28	IF_N29	IF_N30
IF_N0											IF_N11											IF_N41											IF_N28	IF_N29	IF_N30	IF_N31
RF_R28											RF_R17											RF_R13											RF_R0	RF_R1	RF_R2	RF_R3
RF_R27											RF_R16											RF_R14											RF_R1	RF_R2	RF_R3	RF_R4
RF_R26											RF_R15											RF_R15											RF_R2	RF_R3	RF_R4	RF_R5
RF_R25											RF_R14											RF_R16											RF_R3	RF_R4	RF_R5	RF_R6
RF_R24											RF_R13											RF_R17											RF_R4	RF_R5	RF_R6	RF_R7
RF_R23											RF_R12											RF_R18											RF_R5	RF_R6	RF_R7	RF_R8
RF_R22											RF_R11											RF_R19											RF_R6	RF_R7	RF_R8	RF_R9
RF_R21											RF_R10											RF_R20											RF_R7	RF_R8	RF_R9	RF_R10
RF_R20											RF_R9											RF_R21											RF_R8	RF_R9	RF_R10	RF_R11
RF_R19											RF_R8											RF_R22											RF_R9	RF_R10	RF_R11	RF_R12
RF_R18											RF_R7											RF_R23											RF_R10	RF_R11	RF_R12	RF_R13
RF_R17											RF_R6											RF_R24											RF_R11	RF_R12	RF_R13	RF_R14
RF_R16											RF_R5											RF_R25											RF_R12	RF_R13	RF_R14	RF_R15
RF_R15											RF_R4											RF_R26											RF_R13	RF_R14	RF_R15	RF_R16
RF_R14											RF_R3											RF_R27											RF_R14	RF_R15	RF_R16	RF_R17
RF_R13											RF_R2											RF_R28											RF_R15	RF_R16	RF_R17	RF_R18
RF_R12											RF_R1											RF_R29											RF_R16	RF_R17	RF_R18	RF_R19
RF_R11											RF_N0											RF_R30											RF_R17	RF_R18	RF_R19	RF_R20
RF_R10											RF_N1											RF_R31											RF_R18	RF_R19	RF_R20	RF_R21
RF_R9											RF_N2											RF_R32											RF_R19	RF_R20	RF_R21	RF_R22
RF_R8											RF_N3											RF_R33											RF_R20	RF_R21	RF_R22	RF_R23
RF_R7											RF_N4											RF_R34											RF_R21	RF_R22	RF_R23	RF_R24
RF_R6											RF_N5											RF_R35											RF_R22	RF_R23	RF_R24	RF_R25
RF_R5											RF_N6											RF_R36											RF_R23	RF_R24	RF_R25	RF_R26
RF_R4											RF_N7											RF_R37											RF_R24	RF_R25	RF_R26	RF_R27
RF_R3											RF_N8											RF_R38											RF_R25	RF_R26	RF_R27	RF_R28
RF_R2											RF_N9											RF_R39											RF_R26	RF_R27	RF_R28	RF_R29
RF_R1											RF_N10											RF_R40											RF_R27	RF_R28	RF_R29	RF_R30
RF_R0											RF_N11											RF_R41											RF_R28	RF_R29	RF_R30	RF_R31
RF_N28											RF_N17											RF_N13											RF_N0	RF_N1	RF_N2	RF_N3
RF_N27											RF_N16											RF_N14											RF_N1	RF_N2	RF_N3	RF_N4
RF_N26											RF_N15											RF_N15											RF_N2	RF_N3	RF_N4	RF_N5
RF_N25											RF_N14											RF_N16											RF_N3	RF_N4	RF_N5	RF_N6
RF_N24											RF_N13											RF_N17											RF_N4	RF_N5	RF_N6	RF_N7
RF_N23											RF_N12											RF_N18											RF_N5	RF_N6	RF_N7	RF_N8
RF_N22											RF_N11											RF_N19											RF_N6	RF_N7	RF_N8	RF_N9
RF_N21											RF_N10											RF_N20											RF_N7	RF_N8	RF_N9	RF_N10
RF_N20											RF_N9											RF_N21											RF_N8	RF_N9	RF_N10	RF_N11
RF_N19											RF_N8											RF_N22											RF_N9	RF_N10	RF_N11	RF_N12
RF_N18											RF_N7											RF_N23											RF_N10	RF_N11	RF_N12	RF_N13
RF_N17											RF_N6											RF_N24											RF_N11	RF_N12	RF_N13	RF_N14
RF_N16											RF_N5											RF_N25											RF_N12	RF_N13	RF_N14	RF_N15
RF_N15											RF_N4											RF_N26											RF_N13	RF_N14	RF_N15	RF_N16
RF_N14											RF_N3											RF_N27											RF_N14	RF_N15	RF_N16	RF_N17
RF_N13											RF_N2											RF_N28											RF_N15	RF_N16	RF_N17	RF_N18
RF_N12											RF_N1											RF_N29											RF_N16	RF_N17	RF_N18	RF_N19
RF_N11											RF_N0											RF_N30											RF_N17	RF_N18	RF_N19	RF_N20
RF_N10											RF_N1											RF_N31											RF_N18	RF_N19	RF_N20	RF_N21
RF_N9											RF_N2											RF_N32											RF_N19	RF_N20	RF_N21	RF_N22
RF_N8											RF_N3											RF_N33											RF_N20	RF_N21	RF_N22	RF_N23
RF_N7											RF_N4											RF_N34											RF_N21	RF_N22	RF_N23	RF_N24
RF_N6											RF_N5											RF_N35											RF_N22	RF_N23	RF_N24	RF_N25
RF_N5											RF_N6											RF_N36											RF_N23	RF_N24	RF_N25	RF_N26
RF_N4											RF_N7											RF_N37											RF_N24	RF_N25	RF_N26	RF_N27
RF_N3											RF_N8											RF_N38											RF_N25	RF_N26	RF_N27	RF_N28
RF_N2											RF_N9											RF_N39											RF_N26	RF_N27	RF_N28	RF_N29
RF_N1											RF_N10											RF_N40											RF_N27	RF_N28	RF_N29	RF_N30
RF_N0											RF_N11											RF_N41											RF_N28	RF_N29	RF_N30	RF_N31
RF_N28											RF_N17											RF_N13											RF_N0	RF_N1	RF_N2	RF_N3
RF_N27											RF_N16											RF_N14											RF_N1	RF_N2	RF_N3	RF_N4
RF_N26											RF_N15											RF_N15											RF_N2	RF_N3	RF_N4	RF_N5
RF_N25											RF_N14											RF_N16											RF_N3	RF_N4	RF_N5	RF_N6
RF_N24											RF_N13											RF_N17											RF_N4	RF_N5	RF_N6	RF_N7
RF_N23											RF_N12											RF_N18											RF_N5	RF_N6	RF_N7	RF_N8
RF_N22											RF_N11											RF_N19											RF_N6	RF_N7	RF_N8	RF_N9
RF_N21											RF_N10											RF_N20											RF_N7	RF_N8	RF_N9	RF_N10
RF_N20											RF_N9											RF_N21											RF_N8	RF_N9	RF_N10	RF_N11
RF_N19											RF_N8											RF_N22											RF_N9	RF_N10	RF_N11	RF_N12
RF																																				

2.2 P REGISTER

P register has the special function of programming all of the registers to a preset known set state shown below. Note that this does not prevent the other four address registers from being programmed after this.

SHIFTER REGISTER BIT LOCATION													Least Significant Bit																			
Data Field													Address Field																			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
All Register bits Preset (Upon LE latching address <000>)													0	0	0	0																
Tx_R_CNTR [9:0]													Rx_R_CNTR [9:0]																			
IF_R28	IF_R27	IF_R26	IF_R25	IF_R24	IF_R23	IF_R22	IF_R21	IF_R20	IF_R19	IF_R18	IF_R17	IF_R16	IF_R15	IF_R14	IF_R13	IF_R12	IF_R11	IF_R10	IF_R9	IF_R8	IF_R7	IF_R6	IF_R5	IF_R4	IF_R3	IF_R2	IF_R1	IF_R0	Rx_PD_POL	Rx_RST	X	
Tx_NB_CNTR [9:0]													Rx_NB_CNTR [9:0]																			
IF_N28	IF_N27	IF_N26	IF_N25	IF_N24	IF_N23	IF_N22	IF_N21	IF_N20	IF_N19	IF_N18	IF_N17	IF_N16	IF_N15	IF_N14	IF_N13	IF_N12	IF_N11	IF_N10	IF_N9	IF_N8	IF_N7	IF_N6	IF_N5	IF_N4	IF_N3	IF_N2	IF_N1	IF_N0	Rx_PD_POL	Rx_RST	Rx_PWDN	X
RF_R_CNTR [7:0]													FRAC_CAL [4:0]																			
RF_R28	RF_R27	RF_R26	RF_R25	RF_R24	RF_R23	RF_R22	RF_R21	RF_R20	RF_R19	RF_R18	RF_R17	RF_R16	RF_R15	RF_R14	RF_R13	RF_R12	RF_R11	RF_R10	RF_R9	RF_R8	RF_R7	RF_R6	RF_R5	RF_R4	RF_R3	RF_R2	RF_R1	RF_R0	RF_PD_POL	RF_RST	V2X	0
RF_N_CNTR [14:0]													FRAC_D [3:0]																			
RF_N28	RF_N27	RF_N26	RF_N25	RF_N24	RF_N23	RF_N22	RF_N21	RF_N20	RF_N19	RF_N18	RF_N17	RF_N16	RF_N15	RF_N14	RF_N13	RF_N12	RF_N11	RF_N10	RF_N9	RF_N8	RF_N7	RF_N6	RF_N5	RF_N4	RF_N3	RF_N2	RF_N1	RF_N0	RF_PD_POL	RF_RST	RF_PWDN	Test [2:0]

These preset bit states provide the following local oscillator conditions for an OSC<sub>IN</sub> frequency of 19.68 MHz: **Rx PLL:** Rmod = 164 Nmod = 1423 phase detect freq = 120 kHz Fvco = 170.76 MHz **Tx PLL:** Rmod = 16 Nmod = 212 phase detect freq = 1.23 MHz Fvco = 260.76 MHz **RF PLL:** Rmod = 41, T.O count = 480 Nmod = 2014 6 / 16 phase detect freq = 480 kHz Fvco = 966.90 MHz



### 2.3.1 10-Bit IF Programming Reference Divider Ratio (Tx R Counter, Rx R Counter)

Divide Ratio	Tx_R_CNTR [9:0] or Rx_R_CNTR [9:0]										
2	0	0	0	0	0	0	0	0	0	1	0
3	0	0	0	0	0	0	0	0	0	1	1
.	.	.	.	.	.	.	.	.	.	.	.
1023	1	1	1	1	1	1	1	1	1	1	1

**Note:** Divide ratio for both Tx and Rx R counters are from 2 to 1023.

### 2.3.2 Tx\_PD\_POL (IF\_R[18])

This bit sets the polarity of the Tx phase detector. It is set to one when Tx VCO characteristics are positive. When Tx VCO frequency decreases with increasing control voltage, Tx\_PD\_POL should be set to zero.

### 2.3.3 Tx\_RST (IF\_R[17])

This bit will reset the Tx R and N counters when it is set to one. For normal operation, Tx\_RST should be set to zero.

### 2.3.4 LD (IF\_R[16]-[13])

The LD pin is a multiplexed output. When in lock detect mode, LD does ANDing function on the active PLLs. The RF fractional test mode is only intended for factory testing.


**Lock Detect Output Truth Table**

LD [3:0]				LD Pin Function	Output Format
0	0	0	0	Digital Lock Detect	Open Drain
0	0	0	1	Analog Lock Detect	Open Drain
1	0	0	0	Rx R Counter	CMOS
1	0	0	1	Rx N Counter	CMOS
1	0	1	0	Tx R Counter	CMOS
1	0	1	1	Tx N Counter	CMOS
1	1	0	0	RF R Counter	CMOS
1	1	0	1	RF N Counter	CMOS
1	1	1	0	RF Fastlock Timeout Counter	CMOS
1	1	1	1	RF Fractional Test Mode	Analog

### Lock Detect Digital Filter


The Lock Detect Digital Filter compares the difference between the phase of the inputs of the phase detector to a RC generated delay of approximately 15 ns. To enter the locked state (Lock Det = HIGH) the phase error must be less than the 15 ns RC delay for five consecutive reference cycles.

Once in lock (Lock Det = HIGH), the RC delay is changed to approximately 30 ns. To exit the locked state (Lock Det = LOW), the phase error must become greater than the 30 ns RC delay. When the PLL is in the powerdown mode, Lock Det is forced HIGH. A flow chart of the digital filter is shown below.



10136105

Typical Lock Detect Timing



10136106

2.3.5 Rx\_PD\_POL (IF\_R[2])

This bit sets the polarity of the Rx phase detector. It is set to one when Rx VCO characteristics are positive. When Rx VCO frequency decreases with increasing control voltage, Rx\_PD\_POL should set to zero.

2.3.6 Rx\_RST (IF\_R[1])

This bit will reset the Rx R and N counters when it is set to one. For normal operation, Rx\_RST should be set to zero.

OBSOLETE

## 2.4 IF\_N REGISTER

If the ADDRESS [2:0] field is set to 010, data is transferred from the 32-bit shift register into the IF\_N register when LE signal goes high. The IF\_N register sets the Rx PLL's 13-bit N counter divide ratio, the Tx PLL's 13-bit N counter divide ratio and various programmable bits. Both N counters consist of the 3-bit swallow counter (A counter) and the 10-bit programmable counter (B counter). N divider continuous integer divide ratio is from 56 to 8191.

IF_N	SHIF T REGISTER BIT LOCATION																Least Significant Bit														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
	Data Field																Address Field														
	Tx_NB_CNTR [9:0]										Rx_NB_CNTR [9:0]						Rx_NA_CNTR [2:0]				Rx_PWDN	X	0	1	0						
	IF_N28	IF_N27	IF_N26	IF_N25	IF_N24	IF_N23	IF_N22	IF_N21	IF_N20	IF_N19	IF_N18	IF_N17	IF_N16	IF_N15	IF_N14	IF_N13	IF_N12	IF_N11	IF_N10	IF_N9	IF_N8	IF_N7	IF_N6	IF_N5	IF_N4	IF_N3	IF_N2	IF_N1	IF_N0		

Note: X denotes don't care bit.

OBSOLETE

### 2.4.1 3-Bit IF Swallow Counter Divide Ratio (Tx A Counter, Rx A Counter)

Divide Ratio	Tx_NA_CNTR [2:0] or Rx_NA_CNTR [2:0]		
0	0	0	0
1	0	0	1
•	•	•	•
7	1	1	1

Divide ratio is from 0 to 7

$Tx\_NB\_CNTR \geq Tx\_NA\_CNTR$  and  $Rx\_NB\_CNTR \geq Rx\_NA\_CNTR$

### 2.4.2 10-Bit IF Programmable Counter Divide Ratio (Tx B Counter, Rx B Counter)

Divide Ratio	Tx_NB_CNTR [9:0] or Rx_NB_CNTR [9:0]									
3	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	1	0	0
•	•	•	•	•	•	•	•	•	•	•
1023	1	1	1	1	1	1	1	1	1	1

Divide ratio is from 3 to 1023 (Divide ratios less than 3 are prohibited)

$Tx\_NB\_CNTR \geq Tx\_NA\_CNTR$  and  $Rx\_NB\_CNTR \geq Rx\_NA\_CNTR$

$N = PB + A$

$B = N \text{ div } P$

$A = N \text{ mod } P$

#### 2.4.3 Tx\_PWDN (IF\_N[15])

This bit will asynchronously powerdown the Tx PLL when set to one. For normal operation, it should be set to zero.

#### 2.4.4 Rx\_PWDN (IF\_N[1])

This bit will asynchronously powerdown the Rx PLL when set to one. For normal operation, it should be set to zero.

### 2.5 RF\_R REGISTER

If the ADDRESS [2:0] field is set to 011, data is transferred from the 32-bit shift register into the RF\_R register when LE signal goes high. The RF\_R register sets the RF PLL's 8-bit R counter divide ratio and various programmable bits. The divide ratio for RF R counter is from 2 to 255.

SHIFT REGISTER BIT LOCATION											Least Significant Bit																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
Most Significant Bit											Address Field																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																						
Data Field																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																	
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																																		
RF_R_CNTR [7:0]											FSTL_CNTR [6:0]											FSTW2											FSTW1											FRAC_CAL [4:0]											RF_lcpo											RF_R2											RF_R3											RF_R4											RF_R5											RF_R6											RF_R7											RF_R8											RF_R9											RF_R10											RF_R11											RF_R12											RF_R13											RF_R14											RF_R15											RF_R16											RF_R17											RF_R18											RF_R19											RF_R20											RF_R21											RF_R22											RF_R23											RF_R24											RF_R25											RF_R26											RF_R27											RF_R28											RF_R29											RF_R30											RF_R31											RF_R32											RF_R33											RF_R34											RF_R35											RF_R36											RF_R37											RF_R38											RF_R39											RF_R40											RF_R41											RF_R42											RF_R43											RF_R44											RF_R45											RF_R46											RF_R47											RF_R48											RF_R49											RF_R50											RF_R51											RF_R52											RF_R53											RF_R54											RF_R55											RF_R56											RF_R57											RF_R58											RF_R59											RF_R60											RF_R61											RF_R62											RF_R63											RF_R64											RF_R65											RF_R66											RF_R67											RF_R68											RF_R69											RF_R70											RF_R71											RF_R72											RF_R73											RF_R74											RF_R75											RF_R76											RF_R77											RF_R78											RF_R79											RF_R80											RF_R81											RF_R82											RF_R83											RF_R84											RF_R85											RF_R86											RF_R87											RF_R88											RF_R89											RF_R90											RF_R91											RF_R92											RF_R93											RF_R94											RF_R95											RF_R96											RF_R97											RF_R98											RF_R99											RF_R100											RF_R101											RF_R102											RF_R103											RF_R104											RF_R105											RF_R106											RF_R107											RF_R108											RF_R109											RF_R110											RF_R111											RF_R112											RF_R113											RF_R114											RF_R115											RF_R116											RF_R117											RF_R118											RF_R119											RF_R120											RF_R121											RF_R122											RF_R123											RF_R124											RF_R125											RF_R126											RF_R127											RF_R128											RF_R129											RF_R130											RF_R131											RF_R132											RF_R133											RF_R134											RF_R135											RF_R136											RF_R137											RF_R138											RF_R139											RF_R140											RF_R141											RF_R142											RF_R143											RF_R144											RF_R145											RF_R146											RF_R147											RF_R148											RF_R149											RF_R150											RF_R151											RF_R152											RF_R153											RF_R154											RF_R155											RF_R156											RF_R157											RF_R158											RF_R159											RF_R160											RF_R161											RF_R162											RF_R163											RF_R164											RF_R165											RF_R166											RF_R167											RF_R168											RF_R169											RF_R170											RF_R171											RF_R172											RF_R173											RF_R174											RF_R175											RF_R176											RF_R177											RF_R178											RF_R179											RF_R180											RF_R181											RF_R182											RF_R183											RF_R184											RF_R185											RF_R186											RF_R187											RF_R188											RF_R189											RF_R190											RF_R191											RF_R192											RF_R193											RF_R194											RF_R195											RF_R196											RF_R197											RF_R198											RF_R199											RF_R200											RF_R201											RF_R202											RF_R203											RF_R204											RF_R205											RF_R206											RF_R207											RF_R208											RF_R209											RF_R210											RF_R211											RF_R212											RF_R213											RF_R214											RF_R215											RF_R216											RF_R217											RF_R218											RF_R219											RF_R220											RF_R221											RF_R222											RF_R223											RF_R224											RF_R225											RF_R226											RF_R227											RF_R228											RF_R229											RF_R230											RF_R231											RF_R232											RF_R233											RF_R234											RF_R235											RF_R236											RF_R237											RF_R238											RF_R239											RF_R240											RF_R241											RF_R242											RF_R243											RF_R244											RF_R245											RF_R246											RF_R247											RF_R248											RF_R249											RF_R250											RF_R251											RF_R252											RF_R253											RF_R254											RF_R255											RF_R256											RF_R257											RF_R258											RF_R259											RF_R260											RF_R261											RF_R262											RF_R263											RF_R264											RF_R265											RF_R266											RF_R267											RF_R268											RF_R269											RF_R270											RF_R271											RF_R272											RF_R273											RF_R274											RF_R275											RF_R276											RF_R277											RF_R278											RF_R279											RF_R280											RF_R281											RF_R282											RF_R283											RF_R284											RF_R285											RF_R286											RF_R287											RF_R288											RF_R289											RF_R290											RF_R291											RF_R292											RF_R293											RF_R294											RF_R295											RF_R296											RF_R297											RF_R298											RF_R299											RF_R300											RF_R301											RF_R302											RF_R303											RF_R304											RF_R305											RF_R306											RF_R307											RF_R308											RF_R309											RF_R310											RF_R311											RF_R312											RF_R313											RF_R314											RF_R315											RF_R316											RF_R317											RF_R318											RF_R319											RF_R320											RF_R321											RF_R322											RF_R323											RF_R324											RF_R325											RF_R326											RF_R327											RF_R328											RF_R329											RF_R330											RF_R331											RF_R332											RF_R333											RF_R334											RF_R335											RF_R336											RF_R337											RF_R338											RF_R339											RF_R340											RF_R341											RF_R342											RF_R343											RF_R344											RF_R345											RF_R346											RF_R347											RF_R348											RF_R349											RF_R350											RF_R351											RF_R352											RF_R353											RF_R354											RF_R355											RF_R356											RF_R357											RF_R358											RF_R359											RF_R360											RF_R361											RF_R362											RF_R363											RF_R364											RF_R365											RF_R366											RF_R367											RF_R368											RF_R369											RF_R370											RF_R371											RF_R372											RF_R373											RF_R374											RF_R375											RF_R376											RF_R377											RF_R378											RF_R379											RF_R380											RF_R381											RF_R382											RF_R383											RF_R384											RF_R385											RF_R386											RF_R387											RF_R388											RF_R389											RF_R390											RF_R391											RF_R392											RF_R393											RF_R394											RF_R395											RF_R396											RF_R397											RF_R398											RF_R399											RF_R400											RF_R401											RF_R402											RF_R403											RF_R404											RF_R405											RF_R406											RF_R407											RF_R408											RF_R409											RF_R410											RF_R411											RF_R412											RF_R413											RF_R414											RF_R415											RF_R416											RF_R417											RF_R418											RF_R419											RF_R420											RF_R421											RF_R422											RF_R423											RF_R424											RF_R425											RF_R426											RF_R427											RF_R428											RF_R429											RF_R430											RF_R431											RF_R432											RF_R433											RF_R434											RF_R435											RF_R436											RF_R437											RF_R438											RF_R439											RF_R440											RF_R441											RF_R442											RF_R443											RF_R444											RF_R445											RF_R446											RF_R447											RF_R448											RF_R449											RF_R450											RF_R451											RF_R452											RF_R453											RF_R454											RF_R455											RF_R456											RF_R457											RF_R458											RF_R459											RF_R460											RF_R461											RF_R462											RF_R463											RF_R464											RF_R465											RF_R466											RF_R467											RF_R468											RF_R469											RF_R470											RF_R471											RF_R472											RF_R473											RF_R474											RF_R475											RF_R476											RF_R477											RF_R478											RF_R479											RF_R480											RF_R481											RF_R482											RF_R483											RF_R484											RF_R485											RF_R486											RF_R487											RF_R488											RF_R489											RF_R490											RF_R491											RF_R492											RF_R493											RF_R494											RF_R495											RF_R496											RF_R497											RF_R498											RF_R499											RF_R500											RF_R501											RF_R502											RF_R503											RF_R504											RF_R505											RF_R506											RF_R507											RF_R508											RF_R509											RF_R510											RF_R511											RF_R512											RF_R513											RF_R514											RF_R515											RF_R516											RF_R517											RF_R518											RF_R519											RF_R520											RF_R521											RF_R522											RF_R523											RF_R524											RF_R525											RF_R526											RF_R527											RF_R528											RF_R529											RF_R530											RF_R531											RF_R532											RF_R533											RF_R534											RF_R535											RF_R536											RF_R537											RF_R538											RF_R539											RF_R540											RF_R541											RF_R542											RF_R543											RF_R544											RF_R545											RF_R546											RF_R547											RF_R548											RF_R549											RF_R550											RF_R551											RF_R552											RF_R553											RF_R554											RF_R555											RF_R556											RF_R557											RF_R558											RF_R559											RF_R560											RF_R561											RF_R562											RF_R563											RF_R564											RF_R565											RF_R566											RF_R567											RF_R568											RF_R569											RF_R570											RF_R571											RF_R572											RF_R573											RF_R574											RF_R575											RF_R576											RF_R577											RF_R578											RF_R579											RF_R580											RF_R581											RF_R582											RF_R583											RF_R584											RF_R585											RF_R586											RF_R587											RF_R588											RF_R589											RF_R590											RF_R591											RF_R592											RF_R593											RF_R594											RF_R595											RF_R596											RF_R597											RF_R598											RF_R599											RF_R600											RF_R601											RF_R602											RF_R603											RF_R604											RF_R605											RF_R606											RF_R607											RF_R608											RF_R609											RF_R610											RF_R611											RF_R612											RF_R613											RF_R614											RF_R615											RF_R616											RF_R617											RF_R618											RF_R619											RF_R620											RF_R621											RF_R622											RF_R623											RF_R624											RF_R625										

### 2.5.1 8-Bit RF Programming Reference Divider Ratio (RF R Counter)

Divide Ratio	RF_R_CNTR [7:0]							
2	0	0	0	0	0	0	1	0
3	0	0	0	0	0	0	1	1
•	•	•	•	•	•	•	•	•
255	1	1	1	1	1	1	1	1

Divide ratio for RF R counter is from 2 to 255.

### 2.5.2 FSTL\_CNTR (RF\_R[20]-[14])

The Fastlock Timeout Counter is a 10 bit counter wherein only the seven MSB bits are programmable. (The number of phase

detector cycles the fastlock mode remains in HIGH gain is the binary FSTL\_CNTR value loaded multiplied by eight.)

Phase Detect Cycles	FSTL_CNTR [6:0]							
24	0	0	0	0	0	1	1	1
32	0	0	0	0	1	0	0	0
•	•	•	•	•	•	•	•	•
1008	1	1	1	1	1	1	1	0
1016	1	1	1	1	1	1	1	1

### 2.5.3 FSTM (RF\_R[13]-[12]) and FSTSW (RF\_R[11]-[10])

Fastlock enables the designer to achieve both fast frequency transitions and good phase noise performance by dynamically changing the PLL loop bandwidth. The Fastlock modes allow wide band PLL fast locking with seamless transition to a low phase noise narrow band PLL. Consistent gain and phase margins are maintained by simultaneously changing charge pump current magnitude and loop filter damping resistor. In the LMX3305, the RF fastlock can achieve substantial improvement in lock time by increasing the charge pump current by 4X, 7X or 9X, which causes a 2X, 2.6X or 3X increase in the loop bandwidth respectively. The damping resistors are connected to FSTSW pins.

When bit FSTM2 and/or FSTM1 is set HIGH, the RF fastlock is enabled. As a new frequency is loaded, RF\_Sw2 pin and/or RF\_Sw1 pin goes to a LOW state to switch in the damping resistors, the RF CP<sub>o</sub> is set to a higher gain, and fastlock timeout counter starts counting. Once the timeout counter finishes counting, the PLL returns to its normal operation (the lopo gain is forced to 100 μA irrespective of RF\_Icpo bits).

When bit FSTM2 and/or FSTM1 is set LOW, pins RF\_Sw2 and/or RF\_Sw1 can be toggled HIGH or LOW to drive other devices. RF\_Sw2 and/or RF\_Sw1 can also be set LOW to switch in different damping resistors to change the loop filter performance. FSTSW bits control the output states of the RF\_Sw2 and RF\_Sw1 pins.

RF_R[12] FSTM1	RF_R[10] FSTSW1	RF_Sw1 Output Function
0	0	RF_Sw1 pin reflects RF_SwBit "0" logic state
0	1	RF_Sw1 pin reflects RF_SwBit "1" logic state
1	x	RF_Sw1 pin LOW while T.O. counter is active

RF_R[13] FSTM2	RF_R[11] FSTSW2	RF_Sw2 Output Function
0	0	RF_Sw2 pin reflects RF_SwBit "0" logic state
0	1	RF_Sw2 pin reflects RF_SwBit "1" logic state
1	x	RF_Sw2 pin LOW while T.O. counter is active

### 2.5.4 FRAC\_CAL (RF\_R[9]-[5])

These five bits allow the users to optimize the fractional circuitry, therefore reducing the fractional reference spurs. The MSB bit, RF\_R[9], activates the other four calibration bits RF\_R[8]-[5]. These four bits can be adjusted to improve frac-

tional spur. Improvements can be made by selecting the bits to be one greater or less than the denominator value. For example, in the 1/16 fractional mode, these four bits can be programmed to 15 or 17. In normal operation, these bits should be set to zero.

**2.5.5 RF\_Icpo (RF\_R[4]-[3])**

These two bits set the charge pump gain of the RF PLL. The user is able to set the charge pump gain during the acquisition phase of the fastlock mode to 4X, 7X or 9X.

Charge Pump Gain	RF_R[4]	RF_R[3]
100 $\mu$ A	0	0
400 $\mu$ A	0	1
700 $\mu$ A	1	0
900 $\mu$ A	1	1

**2.5.6 RF\_PD\_POL (RF\_R[2])**

This bit sets the polarity of the RF phase detector. It is set to one when RF VCO characteristics are positive. When RF VCO frequency decreases with increasing control voltage, RF\_PD\_POL should be set to zero.

**2.5.7 RF\_RST (RF\_R[1])**

This bit will reset the RF R and N counters when it is set to one. For normal operation, RF\_RST should be set to zero.

**2.5.8 V2X (RF\_R[0])**

V2X when set high enables the voltage doubler for the RF charge pump supply.

OBSOLETE

**2.6 RF\_N REGISTER**

If the ADDRESS [2:0] field is set to 100, data is transferred from the 32-bit shift register into the RF\_N register when LE signal goes high. The RF\_N register set the RF PLL's 23-bit fractional N counter and various programmable bits. The fractional N counter consists of 15 bits integer portion and 8 bits fractional portion. The integer portion consists of a 2-bit swallow counter (A word), a 2-bit programmable counter (B word) and a 11-bit programmable counter (C word). The fractional portion consists of a 4-bit numerator and a 4-bit denominator.

SHIFT REGISTER BIT LOCATION															Least Significant Bit																	
															Address Field																	
Data Field																																
RF_N_CNTR [14:0]															FRAC_N [3:0]				FRAC_D [3:0]				Test [2:0]									
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
RF_N28	RF_N27	RF_N26	RF_N25	RF_N24	RF_N23	RF_N22	RF_N21	RF_N20	RF_N19	RF_N18	RF_N17	RF_N16	RF_N15	RF_N14	RF_N13	RF_N12	RF_N11	RF_N10	RF_N9	RF_N8	RF_N7	RF_N6	RF_N5	RF_N4	RF_N3	RF_N2	RF_N1	RF_N0				
															Fps				PCs				RF_PWDN									
															1				0				0				0					



### 2.6.1 RF\_N\_CNTR (RF\_N[28]-[14])

The RF N counter value is determined by three counter values that work in conjunction with four prescalers. This quadruple modulus prescaler architecture allows lower minimum continuous divide ratios than are possible with a dual modulus prescaler architecture. For the determination of the A, B, and C counter values, the fundamental relationships are shown below.

$$N = PC + 4B + A$$

$$C \geq \max \{A, B\} + 2$$

The A, B, and C values can be determined as follows:

$$C = N \text{ div } P$$

$$B = (N - CP) \text{ div } 4$$

$$A = (N - CP) \text{ mod } 4$$

#### N REGISTER FOR THE CELLULAR (8/9/12/13) PRESCALER OPERATING IN FRACTIONAL MODE

Divide Ratio	RF_N_CNTR [14:0]															
	C Word								B Word				A Word			
1-23	Divide Ratios Less than 24 are impossible since it is required that $C \geq 3$															
24-39	Some of these N values are Legal Divide Ratios, some are not															
40	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	
41	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	
...	.	.	.	.	.	.	.	.	.	.	.	0	.	.	.	
16383	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1	

#### N REGISTER FOR THE PCS (16/17/20/21) PRESCALER OPERATING IN FRACTIONAL MODE

Divide Ratio	RF_N_CNTR [14:0]															
	C Word								B Word				A Word			
1-47	Divide Ratios Less than 48 are impossible since it is required that $C \geq 3$															
48-79	Some of these N values are Legal Divide Ratios, some are not															
80	0	0	0	0	0	0	0	0	1	0	1	0	0	0	0	
81	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	
...	.	.	.	.	.	.	.	.	.	.	.	0	.	.	.	
32767	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	

### 2.6.2 FRAC\_N (RF\_N[13]-[10])

These four bits, the fractional accumulator modulus numerator, set the fractional numerator values in the fraction.

Modulus Numerator	FRAC_N [3:0]			
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
.	.	.	.	.
14	1	1	1	0
15	1	1	1	1

### 2.6.3 FRAC\_D (RF\_N[9]-[6])

These four bits, the fractional accumulator modulus denominator, set the fractional denominator from 1/2 to 1/16 resolution.

Modulus Denominator	FRAC_D [3:0]			
1-8	Not Allowed			
9	1	0	0	1
10-14	.	.	.	.
15	1	1	1	1
16	0	0	0	0

#### MODULUS NUMERATOR (FRAC\_N) AND DENOMINATOR (FRAC\_D) PROGRAMMING

Fractional Numerator (FRAC_N) RF_N[13]-[10]	Fractional Denominator, (FRAC_D) RF_N[9]-[6]																		
	1 0001	2 0010	3 0011	4 0100	5 0101	6 0110	7 0111	8 1000	9 1001	10 1010	11 1011	12 1100	13 1101	14 1110	15 1111	16 0000			
0=0000	Functions like an integer-N PLL as fractional component is set to 0.																		
1=0001	*	*	*	*	*	*	*	*	1/9	1/10	1/11	1/12	1/13	1/14	1/15	1/16			
	(8/16)	(5/15)	(4/16)	(3/15)	(2/12)	(2/14)	(2/16)												
2=0010		*	*	*	*	*	*		2/9	2/10	2/11	2/12	2/13	2/14	2/15	2/16			
		(10/1	(8/16)	(6/15)	(4/12)	(4/14)	(4/16)												
		5)																	
3=0011			*	*	*	*	*		3/9	3/10	3/11	3/12	3/13	3/14	3/15	3/16			
			(12/1	(9/15)	(6/12)	(6/14)	(6/16)												
			6)																
4=0100				*	*	*	*		4/9	4/10	4/11	4/12	4/13	4/14	4/15	4/16			
				(12/1	(8/12)	(8/14)	(8/16)												
				5)															
5=0101					*	*	*		5/9	5/10	5/11	5/12	5/13	5/14	5/15	5/16			
					(10/1	(10/1	(10/1												
					2)	4)	6)												
6=0110						*	*		6/9	6/10	6/11	6/12	6/13	6/14	6/15	6/16			
						(12/1	(12/1												
						4)	6)												
7=0111							*		7/9	7/10	7/11	7/12	7/13	7/14	7/15	7/16			
							(14/1												
							6)												
8=1000	FRAC_D values between 1 to 8 are not allowed.								8/9	8/10	8/11	8/12	8/13	8/14	8/15	8/16			
9=1001										9/10	9/11	9/12	9/13	9/14	9/15	9/16			
10=1010											10/1	10/1	10/1	10/1	10/1	10/16			
											1	2	3	4	5				
11=1011											11/1		11/1	11/1	11/1	11/16			
											2		3	4	5				
12=1100													12/1	12/1	12/1	12/16			
													3	4	5				
13=1101															13/1	13/1	13/16		
															4	5			
14=1110																	14/1	14/16	
																	5		
15=1111																			15/16

**Remark:** The \*(FRAC\_N / FRAC\_D) denotes that the fraction number can be represented by (FRAC\_N / FRAC\_D) as indicated in the parenthesis. For example, 1/2 can be represented by 8/16.

#### 2.6.4 FBPS (RF\_N[5])

This bit when set to one will bypass the delay line calculation used in the fractional circuitry. This will improve the phase noise while sacrificing performance on reference spurs. When the bit is set to zero, the delay line circuit is in effect to reduce reference spur.

#### 2.6.5 PCS (RF\_N[4])

This bit will determine whether the RF PLL should operate in PCS frequency range or cellular frequency range. When the

bit is set to one, the RF PLL will operate in the PCS mode and when it is set to zero, the cellular mode.

#### 2.6.6 RF\_PWDN (RF\_N[3])


This bit will asynchronously powerdown the RF PLL when set to one. For normal operation, it should be set to zero.

#### 2.6.7 Test (RF\_N[2]-[0])

These bits are the internal factory testing only. They should be set to zero for normal operation.

OBSOLETE

**SERIAL DATA INPUT TIMING**




**Notes:** Parenthesis data indicates programmable reference divider data.  
 Data shifted into register on clock rising edge.  
 Data is shifted in MSB first.

**Test Conditions:** <sup>10136107</sup> The Serial Data Input Timing is tested using a symmetrical waveform around  $V_{CC}/2$ . The test waveform has an edge rate of 0.6 V/ns with amplitudes of 1.84V @  $V_{CC} = 2.3V$  and 4.4V @  $V_{CC} = 5.5V$ .

OBSOLETE

**Physical Dimensions** inches (millimeters) unless otherwise noted



DIMENSIONS ARE IN MILLIMETERS

SLB24A (Rev C)

**LMX3305 Package Drawing**  
**Order Number LMX3305SLBX**  
**NS Package Number SLB24A**

OBSOLETE

## Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Products		Design Support	
Amplifiers	<a href="http://www.national.com/amplifiers">www.national.com/amplifiers</a>	WEBENCH® Tools	<a href="http://www.national.com/webench">www.national.com/webench</a>
Audio	<a href="http://www.national.com/audio">www.national.com/audio</a>	App Notes	<a href="http://www.national.com/appnotes">www.national.com/appnotes</a>
Clock and Timing	<a href="http://www.national.com/timing">www.national.com/timing</a>	Reference Designs	<a href="http://www.national.com/refdesigns">www.national.com/refdesigns</a>
Data Converters	<a href="http://www.national.com/adc">www.national.com/adc</a>	Samples	<a href="http://www.national.com/samples">www.national.com/samples</a>
Interface	<a href="http://www.national.com/interface">www.national.com/interface</a>	Eval Boards	<a href="http://www.national.com/evalboards">www.national.com/evalboards</a>
LVDS	<a href="http://www.national.com/lvds">www.national.com/lvds</a>	Packaging	<a href="http://www.national.com/packaging">www.national.com/packaging</a>
Power Management	<a href="http://www.national.com/power">www.national.com/power</a>	Green Compliance	<a href="http://www.national.com/quality/green">www.national.com/quality/green</a>
Switching Regulators	<a href="http://www.national.com/switchers">www.national.com/switchers</a>	Distributors	<a href="http://www.national.com/contacts">www.national.com/contacts</a>
LDOs	<a href="http://www.national.com/ldo">www.national.com/ldo</a>	Quality and Reliability	<a href="http://www.national.com/quality">www.national.com/quality</a>
LED Lighting	<a href="http://www.national.com/led">www.national.com/led</a>	Feedback/Support	<a href="http://www.national.com/feedback">www.national.com/feedback</a>
Voltage Reference	<a href="http://www.national.com/vref">www.national.com/vref</a>	Design Made Easy	<a href="http://www.national.com/easy">www.national.com/easy</a>
PowerWise® Solutions	<a href="http://www.national.com/powerwise">www.national.com/powerwise</a>	Solutions	<a href="http://www.national.com/solutions">www.national.com/solutions</a>
Serial Digital Interface (SDI)	<a href="http://www.national.com/sdi">www.national.com/sdi</a>	Mil/Aero	<a href="http://www.national.com/milaero">www.national.com/milaero</a>
Temperature Sensors	<a href="http://www.national.com/tempsensors">www.national.com/tempsensors</a>	SolarMagic™	<a href="http://www.national.com/solarmagic">www.national.com/solarmagic</a>
Wireless (PLL/VCO)	<a href="http://www.national.com/wireless">www.national.com/wireless</a>	Analog University®	<a href="http://www.national.com/AU">www.national.com/AU</a>

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

### LIFE SUPPORT POLICY


**NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION.** As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2009 National Semiconductor Corporation

For the most current product information visit us at [www.national.com](http://www.national.com)

 **National Semiconductor Americas Technical Support Center**  
 Email: [support@nsc.com](mailto:support@nsc.com)  
 Tel: 1-800-272-9959

**National Semiconductor Europe Technical Support Center**  
 Email: [europe.support@nsc.com](mailto:europe.support@nsc.com)

**National Semiconductor Asia Pacific Technical Support Center**  
 Email: [ap.support@nsc.com](mailto:ap.support@nsc.com)

**National Semiconductor Japan Technical Support Center**  
 Email: [jpn.feedback@nsc.com](mailto:jpn.feedback@nsc.com)

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

### Products

Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DLP® Products	<a href="http://www.dlp.com">www.dlp.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>
OMAP Mobile Processors	<a href="http://www.ti.com/omap">www.ti.com/omap</a>
Wireless Connectivity	<a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a>

### Applications

Communications and Telecom	<a href="http://www.ti.com/communications">www.ti.com/communications</a>
Computers and Peripherals	<a href="http://www.ti.com/computers">www.ti.com/computers</a>
Consumer Electronics	<a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>
Energy and Lighting	<a href="http://www.ti.com/energy">www.ti.com/energy</a>
Industrial	<a href="http://www.ti.com/industrial">www.ti.com/industrial</a>
Medical	<a href="http://www.ti.com/medical">www.ti.com/medical</a>
Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Space, Avionics and Defense	<a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a>
Transportation and Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
Video and Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>

TI E2E Community Home Page

[e2e.ti.com](http://e2e.ti.com)

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2011, Texas Instruments Incorporated







## Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

 [View LMX3305SLBX](#) on WIN SOURCE

 [Texas Instruments](#) Information

## Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management