# THE DATASHEET OF

# LPC2458FET180

www.win-source.net 0086-755-83957316

# LPC2458

## Single-chip 16-bit/32-bit micro; 512 kB flash, Ethernet, CAN, ISP/IAP, USB 2.0 device/host/OTG, external memory interface

Rev. 4.1 — 15 October 2013 Product data sheet

## 1. General description

NXP Semiconductors designed the LPC2458 microcontroller around a 16-bit/32-bit ARM7TDMI-S CPU core with real-time debug interfaces that include both JTAG and embedded trace. The LPC2458 has 512 kB of on-chip high-speed flash memory. This flash memory includes a special 128-bit wide memory interface and accelerator architecture that enables the CPU to execute sequential instructions from flash memory at the maximum 72 MHz system clock rate. This feature is available only on the LPC2000 ARM microcontroller family of products. The LPC2458 can execute both 32-bit ARM and 16-bit Thumb instructions. Support for the two instruction sets means engineers can choose to optimize their application for either performance or code size at the sub-routine level. When the core executes instructions in Thumb state it can reduce code size by more than 30 % with only a small loss in performance while executing instructions in ARM state maximizes core performance.

The LPC2458 microcontroller is ideal for multi-purpose communication applications. It incorporates a 10/100 Ethernet Media Access Controller (MAC), a USB full-speed Device/Host/OTG Controller with 4 kB of endpoint RAM, four UARTs, two Controller Area Network (CAN) channels, an SPI interface, two Synchronous Serial Ports (SSP), three $I^2C$ interfaces, and an $I^2S$ interface. Supporting this collection of serial communications interfaces are the following feature components; an on-chip 4 MHz internal precision oscillator, 98 kB of total RAM consisting of 64 kB of local SRAM, 16 kB SRAM for Ethernet, 16 kB SRAM for general purpose DMA, 2 kB of battery powered SRAM, and an External Memory Controller (EMC). These features make this device optimally suited for communication gateways and protocol converters. Complementing the many serial communication controllers, versatile clocking capabilities, and memory features are various 32-bit timers, an improved 10-bit ADC, 10-bit DAC, two PWM units, four external interrupt pins, and up to 136 fast GPIO lines. The LPC2458 connects 64 of the GPIO pins to the hardware based Vector Interrupt Controller (VIC) that means these external inputs can generate edge-triggered interrupts. All of these features make the LPC2458 particularly suitable for industrial control and medical systems.

## 2. Features and benefits

- ARM7TDMI-S processor, running at up to 72 MHz.
- 512 kB on-chip flash program memory with In-System Programming (ISP) and In-Application Programming (IAP) capabilities. Flash program memory is on the ARM local bus for high performance CPU access.
- 98 kB on-chip SRAM includes:
  - 64 kB of SRAM on the ARM local bus for high performance CPU access.
  - 16 kB SRAM for Ethernet interface. Can also be used as general purpose SRAM.

- 16 kB SRAM for general purpose DMA use also accessible by the USB.
- 2 kB SRAM data storage powered from the Real-Time Clock (RTC) power domain.

- Dual Advanced High-performance Bus (AHB) system allows simultaneous Ethernet DMA, USB DMA, and program execution from on-chip flash with no contention.
- EMC provides support for asynchronous static memory devices such as RAM, ROM and flash, as well as dynamic memories such as Single Data Rate SDRAM.
- Advanced Vectored Interrupt Controller (VIC), supporting up to 32 vectored interrupts.
- General Purpose DMA controller (GPDMA) on AHB that can be used with the SSP, $I^2S$, and SD/MM interface as well as for memory-to-memory transfers.
- Serial Interfaces:
  - Ethernet MAC with MII/RMII interface and associated DMA controller. These functions reside on an independent AHB.
  - USB 2.0 full-speed dual port Device/Host/OTG Controller with on-chip PHY and associated DMA controller.
  - Four UARTs with fractional baud rate generation, one with modem control I/O, one with IrDA support, all with FIFO.
  - CAN controller with two channels.
  - SPI controller.
  - Two SSP controllers, with FIFO and multi-protocol capabilities. One is an alternate for the SPI port, sharing its interrupt. SSPs can be used with the GPDMA controller.
  - Three $I^2C$-bus interfaces (one with open-drain and two with standard port pins).
  - $I^2S$ (Inter-IC Sound) interface for digital audio input or output. It can be used with the GPDMA.
- Other peripherals:
  - SD/MMC memory card interface.
  - 136 General purpose I/O pins with configurable pull-up/down resistors.
  - 10-bit ADC with input multiplexing among 8 pins.
  - 10-bit DAC.
  - Four general purpose timers/counters with 8 capture inputs and 10 compare outputs. Each timer block has an external count input.
  - Two PWM/timer blocks with support for three-phase motor control. Each PWM has an external count inputs.
  - RTC with separate power domain, clock source can be the RTC oscillator or the APB clock.
  - 2 kB SRAM powered from the RTC power pin, allowing data to be stored when the rest of the chip is powered off.
  - WatchDog Timer (WDT). The WDT can be clocked from the internal RC oscillator, the RTC oscillator, or the APB clock.
- Standard ARM test/debug interface for compatibility with existing tools.
- Emulation trace module supports real-time trace.
- Single 3.3 V power supply (3.0 V to 3.6 V).
- Four reduced power modes: idle, sleep, power-down, and deep power-down.
- Four external interrupt inputs configurable as edge/level sensitive. All pins on port 0 and port 2 can be used as edge sensitive interrupt sources.
- Processor wake-up from Power-down mode via any interrupt able to operate during Power-down mode (includes external interrupts, RTC interrupt, USB activity, Ethernet wake-up interrupt, CAN bus activity, port 0/2 pin interrupt).


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

- Two independent power domains allow fine tuning of power consumption based on needed features.
- Each peripheral has its own clock divider for further power saving. These dividers help reduce active power by 20 % to 30 %.
- Brownout detect with separate thresholds for interrupt and forced reset.
- On-chip power-on reset.
- On-chip crystal oscillator with an operating range of 1 MHz to 25 MHz.
- 4 MHz internal RC oscillator trimmed to 1 % accuracy that can optionally be used as the system clock. When used as the CPU clock, does not allow CAN and USB to run.
- On-chip PLL allows CPU operation up to the maximum CPU rate without the need for a high frequency crystal. May be run from the main oscillator, the internal RC oscillator, or the RTC oscillator.
- Boundary scan for simplified board testing.
- Versatile pin function selections allow more possibilities for using on-chip peripheral functions.

# 3. Applications

- Industrial control
- Medical systems
- Protocol converter
- Communications

# 4. Ordering information

**Table 1. Ordering information**

| Type number | Package | | |
|---|---|---|---|
| | Name | Description | Version |
| LPC2458FET180 | TFBGA180 | thin fine-pitch ball grid array package; 180 balls; body 12 × 12 × 0.8 mm | SOT570-3 |

## 4.1 Ordering options

**Table 2. Ordering options**

| Type number | Flash (kB) | SRAM (kB) | | | | | External bus | Ethernet | USB OTG/ OHC/ DEV + 4 kB FIFO | CAN channels | SD/ MMC | GP DMA | ADC channels | DAC channels | Temp range |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| | | Local bus | Ethernet buffer | GP/USB | RTC | Total | | | | | | | | | |
| LPC2458FET180 | 512 | 64 | 16 | 16 | 2 | 98 | 16-bit | MII/ RMII | yes | 2 | yes | yes | 8 | 1 | –40 °C to +85 °C |


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

# 5. Block diagram




**Fig 1. LPC2458 block diagram**


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

# 6. Pinning information

## 6.1 Pinning




**Fig 2. LPC2458 pinning TFBGA180 package**

**Table 3. Pin allocation table**

| Pin | Symbol | Pin | Symbol | Pin | Symbol | Pin | Symbol |
|---|---|---|---|---|---|---|---|
| **Row A** | | | | | | | |
| 1 | P3[12]/D12 | 2 | P3[2]/D2 | 3 | P0[3]/RXD0 | 4 | P3[9]/D9 |
| 5 | P1[1]/ENET_TXD1 | 6 | P3[8]/D8 | 7 | P1[10]/ENET_RXD1 | 8 | P1[15]/ ENET_REF_CLK/ ENET_RX_CLK |
| 9 | P1[3]/ENET_TXD3/ MCICMD/PWM0[2] | 10 | $V_{SSCORE}$ | 11 | P0[4]/I2SRX_CLK/RD2/ CAP2[0] | 12 | P1[11]/ENET_RXD2/ MCIDAT2/PWM0[6] |
| 13 | P0[9]/I2STX_SDA/ MOSI1/MAT2[3] | 14 | P1[12]/ENET_RXD3/ MCIDAT3/PCAP0[0] | 15 | - | 16 | - |
| **Row B** | | | | | | | |
| 1 | TDO | 2 | P3[11]/D11 | 3 | P3[10]/D10 | 4 | $V_{SSIO}$ |
| 5 | P1[0]/ENET_TXD0 | 6 | P1[8]/ENET_CRS_DV/ ENET_CRS | 7 | P1[2]/ENET_TXD2/ MCICLK/PWM0[1] | 8 | P1[16]/ENET_MDC |
| 9 | P4[29]/ MAT2[1]/RXD3 | 10 | P1[6]/ENET_TX_CLK/ MCIDAT0/PWM0[4] | 11 | P0[5]/I2SRX_WS/TD2/ CAP2[1] | 12 | P0[7]/I2STX_CLK/SCK1 /MAT2[1] |
| 13 | P1[5]/ENET_TX_ER/ MCIPWR/PWM0[3] | 14 | P4[13]/A13 | 15 | - | 16 | - |
| **Row C** | | | | | | | |
| 1 | P3[13]/D13 | 2 | TMS | 3 | TDI | 4 | RTCK |
| 5 | $V_{DD(3V3)}$ | 6 | P1[4]/ENET_TX_EN | 7 | P4[30]/$\overline{CS0}$ | 8 | P4[24]/$\overline{OE}$ |
| 9 | P1[17]/ENET_MDIO | 10 | P4[15]/A15 | 11 | $V_{SSIO}$ | 12 | P0[8]/I2STX_WS/ MISO1/MAT2[2] |


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

**Table 3. Pin allocation table** *...continued*

| Pin | Symbol | Pin | Symbol | Pin | Symbol | Pin | Symbol |
|---|---|---|---|---|---|---|---|
| 13 | P1[7]/ENET_COL/ MCIDAT1/PWM0[5] | 14 | P2[1]/PWM1[2]/RXD1/ PIPESTAT0 | 15 | - | 16 | - |
| **Row D** | | | | | | | |
| 1 | P0[26]/AD0[3]/ AOUT/RXD3 | 2 | TCK | 3 | P3[4]/D4 | 4 | $\overline{\text{TRST}}$ |
| 5 | P0[2]/TXD0 | 6 | P3[0]/D0 | 7 | P1[9]/ENET_RXD0 | 8 | P1[14]/ENET_RX_ER |
| 9 | P4[25]/$\overline{\text{WE}}$ | 10 | P4[28]/ MAT2[0]/TXD3 | 11 | P0[6]/I2SRX_SDA/ SSEL1/MAT2[0] | 12 | P2[0]/PWM1[1]/TXD1/ TRACECLK |
| 13 | $V_{SSIO}$ | 14 | P1[13]/ENET_RX_DV | 15 | - | 16 | - |
| **Row E** | | | | | | | |
| 1 | P0[24]/AD0[1]/ I2SRX_WS/CAP3[1] | 2 | $V_{DD(3V3)}$ | 3 | P3[5]/D5 | 4 | P0[25]/AD0[2]/ I2SRX_SDA/TXD3 |
| 5 | DBGEN | 6 | P3[1]/D1 | 7 | P4[31]/$\overline{\text{CS1}}$ | 8 | P4[14]/A14 |
| 9 | $V_{DD(DCDC)(3V3)}$ | 10 | $V_{DD(3V3)}$ | 11 | P2[2]/PWM1[3]/ CTS1/PIPESTAT1 | 12 | $V_{DD(3V3)}$ |
| 13 | P2[3]/PWM1[4]/ DCD1/PIPESTAT2 | 14 | P2[4]/PWM1[5]/ DSR1/TRACESYNC | 15 | - | 16 | - |
| **Row F** | | | | | | | |
| 1 | P3[14]/D14 | 2 | $V_{DDA}$ | 3 | $V_{SSA}$ | 4 | P3[6]/D6 |
| 5 | P0[23]/AD0[0]/ I2SRX_CLK/CAP3[0] | 6 | | 7 | | 8 | |
| 9 | | 10 | P4[12]/A12 | 11 | P4[11]/A11 | 12 | P2[5]/PWM1[6]/ DTR1/TRACEPKT0 |
| 13 | P2[6]/PCAP1[0]/ RI1/TRACEPKT1 | 14 | P4[27]/$\overline{\text{BLS1}}$ | 15 | - | 16 | - |
| **Row G** | | | | | | | |
| 1 | $V_{DD(DCDC)(3V3)}$ | 2 | VREF | 3 | P3[7]/D7 | 4 | P3[15]/D15 |
| 5 | P3[3]/D3 | 6 | | 7 | | 8 | |
| 9 | | 10 | n.c. | 11 | P2[7]/RD2/ RTS1/TRACEPKT2 | 12 | P4[10]/A10 |
| 13 | $V_{SSIO}$ | 14 | P2[8]/TD2/ TXD2/TRACEPKT3 | 15 | - | 16 | - |
| **Row H** | | | | | | | |
| 1 | n.c. | 2 | $\overline{\text{RSTOUT}}$ | 3 | $V_{SSCORE}$ | 4 | $V_{SSIO}$ |
| 5 | ALARM | 6 | | 7 | | 8 | |
| 9 | | 10 | P4[5]/A5 | 11 | P2[9]/ USB_CONNECT1/ RXD2/EXTIN0 | 12 | P4[9]/A9 |
| 13 | P0[15]/TXD1/ SCK0/SCK | 14 | P0[16]/RXD1/ SSEL0/SSEL | 15 | - | 16 | - |
| **Row J** | | | | | | | |
| 1 | $\overline{\text{RESET}}$ | 2 | RTCX1 | 3 | RTCX2 | 4 | P0[12]/$\overline{\text{USB_PPWR2}}$/ MISO1/AD0[6] |
| 5 | P0[13]/USB_UP_LED2/ MOSI1/AD0[7] | 6 | | 7 | | 8 | |


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

**Table 3. Pin allocation table** *...continued*

| Pin | Symbol | Pin | Symbol | Pin | Symbol | Pin | Symbol |
|---|---|---|---|---|---|---|---|
| 9 | | 10 | P0[19]/DSR1/ MCICLK/SDA1 | 11 | P4[8]/A8 | 12 | P0[17]/CTS1/ MISO0/MISO |
| 13 | P0[18]/DCD1/ MOSI0/MOSI | 14 | $V_{DD(3V3)}$ | 15 | - | 16 | - |
| **Row K** | | | | | | | |
| 1 | VBAT | 2 | P1[31]/USB_OVRCR2/ SCK1/AD0[5] | 3 | P1[30]/USB_PWRD2/ $V_{BUS}$/AD0[4] | 4 | XTAL2 |
| 5 | P0[29]/USB_D+1 | 6 | P1[20]/USB_TX_DP1/ PWM1[2]/SCK0 | 7 | P3[26]/MAT0[1]/ PWM1[3] | 8 | $V_{DD(3V3)}$ |
| 9 | P4[3]/A3 | 10 | P4[6]/A6 | 11 | P0[21]/RI1/ MCIPWR/RD1 | 12 | P4[7]/A7 |
| 13 | P4[26]/BLS0 | 14 | P0[20]/DTR1/ MCICMD/SCL1 | 15 | - | 16 | - |
| **Row L** | | | | | | | |
| 1 | P2[29]/DQMOUT1 | 2 | XTAL1 | 3 | P0[27]/SDA0 | 4 | $V_{DD(3V3)}$ |
| 5 | P1[18]/USB_UP_LED1/ PWM1[1]/CAP1[0] | 6 | P4[0]/A0 | 7 | P1[25]/USB_LS1/ USB_HSTEN1/MAT1[1] | 8 | $V_{SSCORE}$ |
| 9 | $V_{SSIO}$ | 10 | P0[10]/TXD2/SDA2/ MAT3[0] | 11 | $V_{DD(3V3)}$ | 12 | n.c. |
| 13 | $V_{SSIO}$ | 14 | P0[22]/RTS1/ MCIDAT0/TD1 | 15 | - | 16 | - |
| **Row M** | | | | | | | |
| 1 | P0[28]/SCL0 | 2 | P2[28]/DQMOUT0 | 3 | P3[25]/MAT0[0]/ PWM1[2] | 4 | P3[23]/CAP0[0]/ PCAP1[0] |
| 5 | P0[14]/USB_HSTEN2/ USB_CONNECT2/ SSEL1 | 6 | P1[22]/USB_RCV1/ USB_PWRD1/MAT1[0] | 7 | P4[1]/A1 | 8 | P4[2]/A2 |
| 9 | P1[27]/USB_INT1/ USB_OVRCR1/CAP0[1] | 10 | P0[0]/RD1/TXD3/SDA1 | 11 | P2[13]/EINT3/ MCIDAT3/I2STX_SDA | 12 | P2[11]/EINT1/ MCIDAT1/I2STX_CLK |
| 13 | P2[10]/EINT0 | 14 | P4[19]/A19 | 15 | - | 16 | - |
| **Row N** | | | | | | | |
| 1 | P0[31]/USB_D+2 | 2 | USB_D−2 | 3 | P3[24]/CAP0[1]/ PWM1[1] | 4 | P0[30]/USB_D−1 |
| 5 | P2[19]/CLKOUT1 | 6 | P1[21]/USB_TX_DM1/ PWM1[3]/SSEL0 | 7 | P1[23]/USB_RX_DP1/ PWM1[4]/MISO0 | 8 | P2[21]/DYCS1 |
| 9 | $V_{DD(DCDC)(3V3)}$ | 10 | P1[29]/USB_SDA1/ PCAP1[1]/MAT0[1] | 11 | P0[1]/TD1/RXD3/SCL1 | 12 | P4[16]/A16 |
| 13 | P4[17]/A17 | 14 | P2[12]/EINT2/ MCIDAT2/I2STX_WS | 15 | - | 16 | - |
| **Row P** | | | | | | | |
| 1 | P2[24]/CKEOUT0 | 2 | P2[25]/CKEOUT1 | 3 | P2[18]/CLKOUT0 | 4 | $V_{SSIO}$ |
| 5 | P1[19]/USB_TX_E1/ USB_PPWR1/CAP1[1] | 6 | P2[20]/DYCS0 | 7 | P1[24]/USB_RX_DM1/ PWM1[5]/MOSI0 | 8 | P1[26]/USB_SSPND1/ PWM1[6]/CAP0[0] |
| 9 | P2[16]/CAS | 10 | P1[28]/USB_SCL1/ PCAP1[0]/MAT0[0] | 11 | P2[17]/RAS | 12 | P0[11]/RXD2/SCL2/ MAT3[1] |
| 13 | P4[4]/A4 | 14 | P4[18]/A18 | 15 | - | 16 | - |


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

## 6.2 Pin description

**Table 4. Pin description**

| Symbol | Ball | Type | Description |
|---|---|---|---|
| P0[0] to P0[31] | | I/O | **Port 0:** Port 0 is a 32-bit I/O port with individual direction controls for each bit. The operation of port 0 pins depends upon the pin function selected via the Pin Connect block. |
| P0[0]/RD1/ TXD3/SDA1 | M10[1] | I/O | **P0[0] —** General purpose digital input/output pin. |
| | | I | **RD1 —** CAN1 receiver input. |
| | | O | **TXD3 —** Transmitter output for UART3. |
| | | I/O | **SDA1 —** $I^2C1$ data input/output (this is not an open-drain pin). |
| P0[1]/TD1/RXD3/ SCL1 | N11[1] | I/O | **P0[1] —** General purpose digital input/output pin. |
| | | O | **TD1 —** CAN1 transmitter output. |
| | | I | **RXD3 —** Receiver input for UART3. |
| | | I/O | **SCL1 —** $I^2C1$ clock input/output (this is not an open-drain pin). |
| P0[2]/TXD0 | D5[1] | I/O | **P0[2] —** General purpose digital input/output pin. |
| | | O | **TXD0 —** Transmitter output for UART0. |
| P0[3]/RXD0 | A3[1] | I/O | **P0[3] —** General purpose digital input/output pin. |
| | | I | **RXD0 —** Receiver input for UART0. |
| P0[4]/ I2SRX_CLK/ RD2/CAP2[0] | A11[1] | I/O | **P0[4] —** General purpose digital input/output pin. |
| | | I/O | **I2SRX_CLK —** Receive Clock. It is driven by the master and received by the slave. Corresponds to the signal SCK in the *$I^2S$-bus specification*. |
| | | I | **RD2 —** CAN2 receiver input. |
| | | I | **CAP2[0] —** Capture input for Timer 2, channel 0. |
| P0[5]/ I2SRX_WS/ TD2/CAP2[1] | B11[1] | I/O | **P0[5] —** General purpose digital input/output pin. |
| | | I/O | **I2SRX_WS —** Receive Word Select. It is driven by the master and received by the slave. Corresponds to the signal WS in the *$I^2S$-bus specification*. |
| | | O | **TD2 —** CAN2 transmitter output. |
| | | I | **CAP2[1] —** Capture input for Timer 2, channel 1. |
| P0[6]/ I2SRX_SDA/ SSEL1/MAT2[0] | D11[1] | I/O | **P0[6] —** General purpose digital input/output pin. |
| | | I/O | **I2SRX_SDA —** Receive data. It is driven by the transmitter and read by the receiver. Corresponds to the signal SD in the *$I^2S$-bus specification*. |
| | | I/O | **SSEL1 —** Slave Select for SSP1. |
| | | O | **MAT2[0] —** Match output for Timer 2, channel 0. |
| P0[7]/ I2STX_CLK/ SCK1/MAT2[1] | B12[1] | I/O | **P0[7] —** General purpose digital input/output pin. |
| | | I/O | **I2STX_CLK —** Transmit Clock. It is driven by the master and received by the slave. Corresponds to the signal SCK in the *$I^2S$-bus specification*. |
| | | I/O | **SCK1 —** Serial Clock for SSP1. |
| | | O | **MAT2[1] —** Match output for Timer 2, channel 1. |
| P0[8]/ I2STX_WS/ MISO1/MAT2[2] | C12[1] | I/O | **P0[8] —** General purpose digital input/output pin. |
| | | I/O | **I2STX_WS —** Transmit Word Select. It is driven by the master and received by the slave. Corresponds to the signal WS in the *$I^2S$-bus specification*. |
| | | I/O | **MISO1 —** Master In Slave Out for SSP1. |
| | | O | **MAT2[2] —** Match output for Timer 2, channel 2. |


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

**Table 4. Pin description** *...continued*

| Symbol | Ball | Type | Description |
|---|---|---|---|
| P0[9]/ I2STX_SDA/ MOSI1/MAT2[3] | A13[1] | I/O | **P0[9] —** General purpose digital input/output pin. |
| | | I/O | **I2STX_SDA —** Transmit data. It is driven by the transmitter and read by the receiver. Corresponds to the signal SD in the *$I^2S$-bus specification*. |
| | | I/O | **MOSI1 —** Master Out Slave In for SSP1. |
| | | O | **MAT2[3] —** Match output for Timer 2, channel 3. |
| P0[10]/TXD2/ SDA2/MAT3[0] | L10[1] | I/O | **P0[10] —** General purpose digital input/output pin. |
| | | O | **TXD2 —** Transmitter output for UART2. |
| | | I/O | **SDA2 —** $I^2C$2 data input/output (this is not an open-drain pin). |
| | | O | **MAT3[0] —** Match output for Timer 3, channel 0. |
| P0[11]/RXD2/ SCL2/MAT3[1] | P12[1] | I/O | **P0[11] —** General purpose digital input/output pin. |
| | | I | **RXD2 —** Receiver input for UART2. |
| | | I/O | **SCL2 —** $I^2C$2 clock input/output (this is not an open-drain pin). |
| | | O | **MAT3[1] —** Match output for Timer 3, channel 1. |
| P0[12]/ $\overline{\text{USB_PPWR2}}$/ MISO1/AD0[6] | J4[2] | I/O | **P0[12] —** General purpose digital input/output pin. |
| | | O | **$\overline{\text{USB_PPWR2}}$ —** Port Power enable signal for USB port 2. |
| | | I/O | **MISO1 —** Master In Slave Out for SSP1. |
| | | I | **AD0[6] —** A/D converter 0, input 6. |
| P0[13]/ USB_UP_LED2/ MOSI1/AD0[7] | J5[2] | I/O | **P0[13] —** General purpose digital input/output pin. |
| | | O | **USB_UP_LED2 —** USB port 2 GoodLink LED indicator. It is LOW when device is configured (non-control endpoints enabled), or when host is enabled and has detected a device on the bus. It is HIGH when the device is not configured, or when host is enabled and has not detected a device on the bus, or during global suspend. It transitions between LOW and HIGH (flashes) when host is enabled and detects activity on the bus. |
| | | I/O | **MOSI1 —** Master Out Slave In for SSP1. |
| | | I | **AD0[7] —** A/D converter 0, input 7. |
| P0[14]/ $\overline{\text{USB_HSTEN2}}$/ USB_CONNECT2/ SSEL1 | M5[1] | I/O | **P0[14] —** General purpose digital input/output pin. |
| | | O | **$\overline{\text{USB_HSTEN2}}$ —** Host Enabled status for USB port 2. |
| | | O | **USB_CONNECT2 —** SoftConnect control for USB port 2. Signal used to switch an external 1.5 kΩ resistor under software control. Used with the SoftConnect USB feature. |
| | | I/O | **SSEL1 —** Slave Select for SSP1. |
| P0[15]/TXD1/ SCK0/SCK | H13[1] | I/O | **P0[15] —** General purpose digital input/output pin. |
| | | O | **TXD1 —** Transmitter output for UART1. |
| | | I/O | **SCK0 —** Serial clock for SSP0. |
| | | I/O | **SCK —** Serial clock for SPI. |
| P0[16]/RXD1/ SSEL0/SSEL | H14[1] | I/O | **P0[16] —** General purpose digital input/output pin. |
| | | I | **RXD1 —** Receiver input for UART1. |
| | | I/O | **SSEL0 —** Slave Select for SSP0. |
| | | I/O | **SSEL —** Slave Select for SPI. |


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

**Table 4. Pin description** *...continued*

| Symbol | Ball | Type | Description |
|---|---|---|---|
| P0[17]/CTS1/ MISO0/MISO | J12[1] | I/O | **P0[17] —** General purpose digital input/output pin. |
| | | I | **CTS1 —** Clear to Send input for UART1. |
| | | I/O | **MISO0 —** Master In Slave Out for SSP0. |
| | | I/O | **MISO —** Master In Slave Out for SPI. |
| P0[18]/DCD1/ MOSI0/MOSI | J13[1] | I/O | **P0[18] —** General purpose digital input/output pin. |
| | | I | **DCD1 —** Data Carrier Detect input for UART1. |
| | | I/O | **MOSI0 —** Master Out Slave In for SSP0. |
| | | I/O | **MOSI —** Master Out Slave In for SPI. |
| P0[19]/DSR1/ MCICLK/SDA1 | J10[1] | I/O | **P0[19] —** General purpose digital input/output pin. |
| | | I | **DSR1 —** Data Set Ready input for UART1. |
| | | O | **MCICLK —** Clock output line for SD/MMC interface. |
| | | I/O | **SDA1 —** $I^2C1$ data input/output (this is not an open-drain pin). |
| P0[20]/DTR1/ MCICMD/SCL1 | K14[1] | I/O | **P0[20] —** General purpose digital input/output pin. |
| | | O | **DTR1 —** Data Terminal Ready output for UART1. |
| | | I/O | **MCICMD —** Command line for SD/MMC interface. |
| | | I/O | **SCL1 —** $I^2C1$ clock input/output (this is not an open-drain pin). |
| P0[21]/RI1/ MCIPWR/RD1 | K11[1] | I/O | **P0[21] —** General purpose digital input/output pin. |
| | | I | **RI1 —** Ring Indicator input for UART1. |
| | | O | **MCIPWR —** Power Supply Enable for external SD/MMC power supply. |
| | | I | **RD1 —** CAN1 receiver input. |
| P0[22]/RTS1/ MCIDAT0/TD1 | L14[1] | I/O | **P0[22] —** General purpose digital input/output pin. |
| | | O | **RTS1 —** Request to Send output for UART1. |
| | | I/O | **MCIDAT0 —** Data line 0 for SD/MMC interface. |
| | | O | **TD1 —** CAN1 transmitter output. |
| P0[23]/AD0[0]/ I2SRX_CLK/ CAP3[0] | F5[2] | I/O | **P0[23] —** General purpose digital input/output pin. |
| | | I | **AD0[0] —** A/D converter 0, input 0. |
| | | I/O | **I2SRX_CLK —** Receive Clock. It is driven by the master and received by the slave. Corresponds to the signal SCK in the *$I^2S$-bus specification*. |
| | | I | **CAP3[0] —** Capture input for Timer 3, channel 0. |
| P0[24]/AD0[1]/ I2SRX_WS/ CAP3[1] | E1[2] | I/O | **P0[24] —** General purpose digital input/output pin. |
| | | I | **AD0[1] —** A/D converter 0, input 1. |
| | | I/O | **I2SRX_WS —** Receive Word Select. It is driven by the master and received by the slave. Corresponds to the signal WS in the *$I^2S$-bus specification*. |
| | | I | **CAP3[1] —** Capture input for Timer 3, channel 1. |
| P0[25]/AD0[2]/ I2SRX_SDA/ TXD3 | E4[2] | I/O | **P0[25] —** General purpose digital input/output pin. |
| | | I | **AD0[2] —** A/D converter 0, input 2. |
| | | I/O | **I2SRX_SDA —** Receive data. It is driven by the transmitter and read by the receiver. Corresponds to the signal SD in the *$I^2S$-bus specification*. |
| | | O | **TXD3 —** Transmitter output for UART3. |


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

**Table 4. Pin description** *...continued*

| Symbol | Ball | Type | Description |
|---|---|---|---|
| P0[26]/AD0[3]/ AOUT/RXD3 | D1[2][3] | I/O | **P0[26] —** General purpose digital input/output pin. |
| | | I | **AD0[3] —** A/D converter 0, input 3. |
| | | O | **AOUT —** D/A converter output. |
| | | I | **RXD3 —** Receiver input for UART3. |
| P0[27]/SDA0 | L3[4] | I/O | **P0[27] —** General purpose digital input/output pin. Output is open-drain. |
| | | I/O | **SDA0 —** $I^2C0$ data input/output. Open-drain output (for $I^2C$-bus compliance). |
| P0[28]/SCL0 | M1[4] | I/O | **P0[28] —** General purpose digital input/output pin. Output is open-drain. |
| | | I/O | **SCL0 —** $I^2C0$ clock input/output. Open-drain output (for $I^2C$-bus compliance). |
| P0[29]/USB_D+1 | K5[5] | I/O | **P0[29] —** General purpose digital input/output pin. |
| | | I/O | **USB_D+1 —** USB port 1 bidirectional D+ line. |
| P0[30]/USB_D−1 | N4[5] | I/O | **P0[30] —** General purpose digital input/output pin. |
| | | I/O | **USB_D−1 —** USB port 1 bidirectional D− line. |
| P0[31]/USB_D+2 | N1[5] | I/O | **P0[31] —** General purpose digital input/output pin. |
| | | I/O | **USB_D+2 —** USB port 2 bidirectional D+ line. |
| P1[0] to P1[31] | | I/O | **Port 1:** Port 1 is a 32 bit I/O port with individual direction controls for each bit. The operation of port 1 pins depends upon the pin function selected via the Pin Connect block. |
| P1[0]/ ENET_TXD0 | B5[1] | I/O | **P1[0] —** General purpose digital input/output pin. |
| | | O | **ENET_TXD0 —** Ethernet transmit data 0 (RMII/MII interface). |
| P1[1]/ ENET_TXD1 | A5[1] | I/O | **P1[1] —** General purpose digital input/output pin. |
| | | O | **ENET_TXD1 —** Ethernet transmit data 1 (RMII/MII interface). |
| P1[2]/ ENET_TXD2/ MCICLK/ PWM0[1] | B7[1] | I/O | **P1[2] —** General purpose digital input/output pin. |
| | | O | **ENET_TXD2 —** Ethernet transmit data 2 (MII interface). |
| | | O | **MCICLK —** Clock output line for SD/MMC interface. |
| | | O | **PWM0[1] —** Pulse Width Modulator 0, output 1. |
| P1[3]/ ENET_TXD3/ MCICMD/ PWM0[2] | A9[1] | I/O | **P1[3] —** General purpose digital input/output pin. |
| | | O | **ENET_TXD3 —** Ethernet transmit data 3 (MII interface). |
| | | I/O | **MCICMD —** Command line for SD/MMC interface. |
| | | O | **PWM0[2] —** Pulse Width Modulator 0, output 2. |
| P1[4]/ ENET_TX_EN | C6[1] | I/O | **P1[4] —** General purpose digital input/output pin. |
| | | O | **ENET_TX_EN —** Ethernet transmit data enable (RMII/MII interface). |
| P1[5]/ ENET_TX_ER/ MCIPWR/ PWM0[3] | B13[1] | I/O | **P1[5] —** General purpose digital input/output pin. |
| | | O | **ENET_TX_ER —** Ethernet Transmit Error (MII interface). |
| | | O | **MCIPWR —** Power Supply Enable for external SD/MMC power supply. |
| | | O | **PWM0[3] —** Pulse Width Modulator 0, output 3. |
| P1[6]/ ENET_TX_CLK/ MCIDAT0/ PWM0[4] | B10[1] | I/O | **P1[6] —** General purpose digital input/output pin. |
| | | I | **ENET_TX_CLK —** Ethernet Transmit Clock (MII interface). |
| | | I/O | **MCIDAT0 —** Data line 0 for SD/MMC interface. |
| | | O | **PWM0[4] —** Pulse Width Modulator 0, output 4. |


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

**Table 4. Pin description** *...continued*

| Symbol | Ball | Type | Description |
|---|---|---|---|
| P1[7]/ ENET_COL/ MCIDAT1/ PWM0[5] | C13[1] | I/O | **P1[7] —** General purpose digital input/output pin. |
| | | I | **ENET_COL —** Ethernet Collision detect (MII interface). |
| | | I/O | **MCIDAT1 —** Data line 1 for SD/MMC interface. |
| | | O | **PWM0[5] —** Pulse Width Modulator 0, output 5. |
| P1[8]/ ENET_CRS_DV/ ENET_CRS | B6[1] | I/O | **P1[8] —** General purpose digital input/output pin. |
| | | I | **ENET_CRS_DV/ENET_CRS —** Ethernet Carrier Sense/Data Valid (RMII interface)/ Ethernet Carrier Sense (MII interface). |
| P1[9]/ ENET_RXD0 | D7[1] | I/O | **P1[9] —** General purpose digital input/output pin. |
| | | I | **ENET_RXD0 —** Ethernet receive data 0 (RMII/MII interface). |
| P1[10]/ ENET_RXD1 | A7[1] | I/O | **P1[10] —** General purpose digital input/output pin. |
| | | I | **ENET_RXD1 —** Ethernet receive data 1 (RMII/MII interface). |
| P1[11]/ ENET_RXD2/ MCIDAT2/ PWM0[6] | A12[1] | I/O | **P1[11] —** General purpose digital input/output pin. |
| | | I | **ENET_RXD2 —** Ethernet Receive Data 2 (MII interface). |
| | | I/O | **MCIDAT2 —** Data line 2 for SD/MMC interface. |
| | | O | **PWM0[6] —** Pulse Width Modulator 0, output 6. |
| P1[12]/ ENET_RXD3/ MCIDAT3/ PCAP0[0] | A14[1] | I/O | **P1[12] —** General purpose digital input/output pin. |
| | | I | **ENET_RXD3 —** Ethernet Receive Data (MII interface). |
| | | I/O | **MCIDAT3 —** Data line 3 for SD/MMC interface. |
| | | I | **PCAP0[0] —** Capture input for PWM0, channel 0. |
| P1[13]/ ENET_RX_DV | D14[1] | I/O | **P1[13] —** General purpose digital input/output pin. |
| | | I | **ENET_RX_DV —** Ethernet Receive Data Valid (MII interface). |
| P1[14]/ ENET_RX_ER | D8[1] | I/O | **P1[14] —** General purpose digital input/output pin. |
| | | I | **ENET_RX_ER —** Ethernet receive error (RMII/MII interface). |
| P1[15]/ ENET_REF_CLK/ ENET_RX_CLK | A8[1] | I/O | **P1[15] —** General purpose digital input/output pin. |
| | | I | **ENET_REF_CLK/ENET_RX_CLK —** Ethernet Reference Clock (RMII interface)/ Ethernet Receive Clock (MII interface). |
| P1[16]/ ENET_MDC | B8[1] | I/O | **P1[16] —** General purpose digital input/output pin. |
| | | O | **ENET_MDC —** Ethernet MIIM clock. |
| P1[17]/ ENET_MDIO | C9[1] | I/O | **P1[17] —** General purpose digital input/output pin. |
| | | I/O | **ENET_MDIO —** Ethernet MI data input and output. |
| P1[18]/ USB_UP_LED1/ PWM1[1]/ CAP1[0] | L5[1] | I/O | **P1[18] —** General purpose digital input/output pin. |
| | | O | **USB_UP_LED1 —** USB port 1 GoodLink LED indicator. It is LOW when device is configured (non-control endpoints enabled), or when host is enabled and has detected a device on the bus. It is HIGH when the device is not configured, or when host is enabled and has not detected a device on the bus, or during global suspend. It transitions between LOW and HIGH (flashes) when host is enabled and detects activity on the bus. |
| | | O | **PWM1[1] —** Pulse Width Modulator 1, channel 1 output. |
| | | I | **CAP1[0] —** Capture input for Timer 1, channel 0. |
| P1[19]/ $\overline{\text{USB_TX_E1}}$/ USB_PPWR1/ CAP1[1] | P5[1] | I/O | **P1[19] —** General purpose digital input/output pin. |
| | | O | **$\overline{\text{USB_TX_E1}}$ —** Transmit Enable signal for USB port 1 (OTG transceiver). |
| | | O | **USB_PPWR1 —** Port Power enable signal for USB port 1. |
| | | I | **CAP1[1] —** Capture input for Timer 1, channel 1. |


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

**Table 4. Pin description** *...continued*

| Symbol | Ball | Type | Description |
|---|---|---|---|
| P1[20]/ USB_TX_DP1/ PWM1[2]/SCK0 | K6[1] | I/O | **P1[20] —** General purpose digital input/output pin. |
| | | O | **USB_TX_DP1 —** D+ transmit data for USB port 1 (OTG transceiver). |
| | | O | **PWM1[2] —** Pulse Width Modulator 1, channel 2 output. |
| | | I/O | **SCK0 —** Serial clock for SSP0. |
| P1[21]/ USB_TX_DM1/ PWM1[3]/SSEL0 | N6[1] | I/O | **P1[21] —** General purpose digital input/output pin. |
| | | O | **USB_TX_DM1 —** D− transmit data for USB port 1 (OTG transceiver). |
| | | O | **PWM1[3] —** Pulse Width Modulator 1, channel 3 output. |
| | | I/O | **SSEL0 —** Slave Select for SSP0. |
| P1[22]/ USB_RCV1/ USB_PWRD1/ MAT1[0] | M6[1] | I/O | **P1[22] —** General purpose digital input/output pin. |
| | | I | **USB_RCV1 —** Differential receive data for USB port 1 (OTG transceiver). |
| | | I | **USB_PWRD1 —** Power Status for USB port 1 (host power switch). |
| | | O | **MAT1[0] —** Match output for Timer 1, channel 0. |
| P1[23]/ USB_RX_DP1/ PWM1[4]/MISO0 | N7[1] | I/O | **P1[23] —** General purpose digital input/output pin. |
| | | I | **USB_RX_DP1 —** D+ receive data for USB port 1 (OTG transceiver). |
| | | O | **PWM1[4] —** Pulse Width Modulator 1, channel 4 output. |
| | | I/O | **MISO0 —** Master In Slave Out for SSP0. |
| P1[24]/ USB_RX_DM1/ PWM1[5]/MOSI0 | P7[1] | I/O | **P1[24] —** General purpose digital input/output pin. |
| | | I | **USB_RX_DM1 —** D− receive data for USB port 1 (OTG transceiver). |
| | | O | **PWM1[5] —** Pulse Width Modulator 1, channel 5 output. |
| | | I/O | **MOSI0 —** Master Out Slave in for SSP0. |
| P1[25]/ $\overline{\text{USB_LS1}}$/ $\overline{\text{USB_HSTEN1}}$/ MAT1[1] | L7[1] | I/O | **P1[25] —** General purpose digital input/output pin. |
| | | O | **$\overline{\text{USB_LS1}}$ —** Low-speed status for USB port 1 (OTG transceiver). |
| | | O | **$\overline{\text{USB_HSTEN1}}$ —** Host Enabled status for USB port 1. |
| | | O | **MAT1[1] —** Match output for Timer 1, channel 1. |
| P1[26]/ $\overline{\text{USB_SSPND1}}$/ PWM1[6]/ CAP0[0] | P8[1] | I/O | **P1[26] —** General purpose digital input/output pin. |
| | | O | **$\overline{\text{USB_SSPND1}}$ —** USB port 1 Bus Suspend status (OTG transceiver). |
| | | O | **PWM1[6] —** Pulse Width Modulator 1, channel 6 output. |
| | | I | **CAP0[0] —** Capture input for Timer 0, channel 0. |
| P1[27]/ $\overline{\text{USB_INT1}}$/ USB_OVRCR1/ CAP0[1] | M9[1] | I/O | **P1[27] —** General purpose digital input/output pin. |
| | | I | **$\overline{\text{USB_INT1}}$ —** USB port 1 OTG transceiver interrupt. |
| | | I | **USB_OVRCR1 —** USB port 1 Over-Current status. |
| | | I | **CAP0[1] —** Capture input for Timer 0, channel 1. |
| P1[28]/ USB_SCL1/ PCAP1[0]/ MAT0[0] | P10[1] | I/O | **P1[28] —** General purpose digital input/output pin. |
| | | I/O | **USB_SCL1 —** USB port 1 $I^2C$ serial clock (OTG transceiver). |
| | | I | **PCAP1[0] —** Capture input for PWM1, channel 0. |
| | | O | **MAT0[0] —** Match output for Timer 0, channel 0. |
| P1[29]/ USB_SDA1/ PCAP1[1]/ MAT0[1] | N10[1] | I/O | **P1[29] —** General purpose digital input/output pin. |
| | | I/O | **USB_SDA1 —** USB port 1 $I^2C$ serial data (OTG transceiver). |
| | | I | **PCAP1[1] —** Capture input for PWM1, channel 1. |
| | | O | **MAT0[1] —** Match output for Timer 0, channel 0. |


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

**Table 4. Pin description** *...continued*

| Symbol | Ball | Type | Description |
|---|---|---|---|
| P1[30]/ USB_PWRD2/ $V_{BUS}$/AD0[4] | K3[2] | I/O | **P1[30] —** General purpose digital input/output pin. |
| | | I | **USB_PWRD2 —** Power Status for USB port 2. |
| | | I | **$V_{BUS}$ —** Monitors the presence of USB bus power.<br>**Note:** This signal must be HIGH for USB reset to occur. |
| | | I | **AD0[4] —** A/D converter 0, input 4. |
| P1[31]/ USB_OVRCR2/ SCK1/AD0[5] | K2[2] | I/O | **P1[31] —** General purpose digital input/output pin. |
| | | I | **USB_OVRCR2 —** Over-Current status for USB port 2. |
| | | I/O | **SCK1 —** Serial Clock for SSP1. |
| | | I | **AD0[5] —** A/D converter 0, input 5. |
| P2[0] to P2[31] | | I/O | **Port 2:** Port 2 is a 32-bit I/O port with individual direction controls for each bit. The operation of port 2 pins depends upon the pin function selected via the Pin Connect block.<br>Pins P2[14:15], P2[22:23], P[26:27] and P2[30:31] are not available. |
| P2[0]/PWM1[1]/ TXD1/ TRACECLK | D12[1] | I/O | **P2[0] —** General purpose digital input/output pin. |
| | | O | **PWM1[1] —** Pulse Width Modulator 1, channel 1 output. |
| | | O | **TXD1 —** Transmitter output for UART1. |
| | | O | **TRACECLK —** Trace Clock. |
| P2[1]/PWM1[2]/ RXD1/ PIPESTAT0 | C14[1] | I/O | **P2[1] —** General purpose digital input/output pin. |
| | | O | **PWM1[2] —** Pulse Width Modulator 1, channel 2 output. |
| | | I | **RXD1 —** Receiver input for UART1. |
| | | O | **PIPESTAT0 —** Pipeline Status, bit 0. |
| P2[2]/PWM1[3]/ CTS1/ PIPESTAT1 | E11[1] | I/O | **P2[2] —** General purpose digital input/output pin. |
| | | O | **PWM1[3] —** Pulse Width Modulator 1, channel 3 output. |
| | | I | **CTS1 —** Clear to Send input for UART1. |
| | | O | **PIPESTAT1 —** Pipeline Status, bit 1. |
| P2[3]/PWM1[4]/ DCD1/ PIPESTAT2 | E13[1] | I/O | **P2[3] —** General purpose digital input/output pin. |
| | | O | **PWM1[4] —** Pulse Width Modulator 1, channel 4 output. |
| | | I | **DCD1 —** Data Carrier Detect input for UART1. |
| | | O | **PIPESTAT2 —** Pipeline Status, bit 2. |
| P2[4]/PWM1[5]/ DSR1/ TRACESYNC | E14[1] | I/O | **P2[4] —** General purpose digital input/output pin. |
| | | O | **PWM1[5] —** Pulse Width Modulator 1, channel 5 output. |
| | | I | **DSR1 —** Data Set Ready input for UART1. |
| | | O | **TRACESYNC —** Trace Synchronization. |
| P2[5]/PWM1[6]/ DTR1/ TRACEPKT0 | F12[1] | I/O | **P2[5] —** General purpose digital input/output pin. |
| | | O | **PWM1[6] —** Pulse Width Modulator 1, channel 6 output. |
| | | O | **DTR1 —** Data Terminal Ready output for UART1. |
| | | O | **TRACEPKT0 —** Trace Packet, bit 0. |
| P2[6]/PCAP1[0]/RI1/ TRACEPKT1 | F13[1] | I/O | **P2[6] —** General purpose digital input/output pin. |
| | | I | **PCAP1[0] —** Capture input for PWM1, channel 0. |
| | | I | **RI1 —** Ring Indicator input for UART1. |
| | | O | **TRACEPKT1 —** Trace Packet, bit 1. |


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

**Table 4. Pin description** *...continued*

| Symbol | Ball | Type | Description |
|---|---|---|---|
| P2[7]/RD2/ RTS1/ TRACEPKT2 | G11[1] | I/O | **P2[7] —** General purpose digital input/output pin. |
| | | I | **RD2 —** CAN2 receiver input. |
| | | O | **RTS1 —** Request to Send output for UART1. |
| | | O | **TRACEPKT2 —** Trace Packet, bit 2. |
| P2[8]/TD2/ TXD2/ TRACEPKT3 | G14[1] | I/O | **P2[8] —** General purpose digital input/output pin. |
| | | O | **TD2 —** CAN2 transmitter output. |
| | | O | **TXD2 —** Transmitter output for UART2. |
| | | O | **TRACEPKT3 —** Trace Packet, bit 3. |
| P2[9]/ USB_CONNECT1/ RXD2/ EXTIN0 | H11[1] | I/O | **P2[9] —** General purpose digital input/output pin. |
| | | O | **USB_CONNECT1 —** USB1 SoftConnect control. Signal used to switch an external 1.5 kΩ resistor under the software control. Used with the SoftConnect USB feature. |
| | | I | **RXD2 —** Receiver input for UART2. |
| | | I | **EXTIN0 —** External Trigger Input. |
| P2[10]/$\overline{\text{EINT0}}$ | M13[6] | I/O | **P2[10] —** General purpose digital input/output pin. **Note:** LOW on this pin while $\overline{\text{RESET}}$ is LOW forces on-chip bootloader to take over control of the part after a reset. |
| | | I | **$\overline{\text{EINT0}}$ —** External interrupt 0 input. |
| P2[11]/$\overline{\text{EINT1}}$/ MCIDAT1/ I2STX_CLK | M12[6] | I/O | **P2[11] —** General purpose digital input/output pin. |
| | | I | **$\overline{\text{EINT1}}$ —** External interrupt 1 input. |
| | | I/O | **MCIDAT1 —** Data line 1 for SD/MMC interface. |
| | | I/O | **I2STX_CLK —** Transmit Clock. It is driven by the master and received by the slave. Corresponds to the signal SCK in the *$I^2S$-bus specification*. |
| P2[12]/$\overline{\text{EINT2}}$/ MCIDAT2/ I2STX_WS | N14[6] | I/O | **P2[12] —** General purpose digital input/output pin. |
| | | I | **$\overline{\text{EINT2}}$ —** External interrupt 2 input. |
| | | I/O | **MCIDAT2 —** Data line 2 for SD/MMC interface. |
| | | I/O | **I2STX_WS —** Transmit Word Select. It is driven by the master and received by the slave. Corresponds to the signal WS in the *$I^2S$-bus specification*. |
| P2[13]/$\overline{\text{EINT3}}$/ MCIDAT3/ I2STX_SDA | M11[6] | I/O | **P2[13] —** General purpose digital input/output pin. |
| | | I | **$\overline{\text{EINT3}}$ —** External interrupt 3 input. |
| | | I/O | **MCIDAT3 —** Data line 3 for SD/MMC interface. |
| | | I/O | **I2STX_SDA —** Transmit data. It is driven by the transmitter and read by the receiver. Corresponds to the signal SD in the *$I^2S$-bus specification*. |
| P2[16]/$\overline{\text{CAS}}$ | P9[1] | I/O | **P2[16] —** General purpose digital input/output pin. |
| | | O | **$\overline{\text{CAS}}$ —** LOW active SDRAM Column Address Strobe. |
| P2[17]/$\overline{\text{RAS}}$ | P11[1] | I/O | **P2[17] —** General purpose digital input/output pin. |
| | | O | **$\overline{\text{RAS}}$ —** LOW active SDRAM Row Address Strobe. |
| P2[18]/ CLKOUT0 | P3[1] | I/O | **P2[18] —** General purpose digital input/output pin. |
| | | O | **CLKOUT0 —** SDRAM clock 0. |
| P2[19]/ CLKOUT1 | N5[1] | I/O | **P2[19] —** General purpose digital input/output pin. |
| | | O | **CLKOUT1 —** SDRAM clock 1. |


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

**Table 4. Pin description** *...continued*

| Symbol | Ball | Type | Description |
|---|---|---|---|
| P2[20]/DYCS0 | P6[1] | I/O | **P2[20] —** General purpose digital input/output pin. |
| | | O | **DYCS0 —** SDRAM chip select 0. |
| P2[21]/DYCS1 | N8[1] | I/O | **P2[21] —** General purpose digital input/output pin. |
| | | O | **DYCS1 —** SDRAM chip select 1. |
| P2[24]/ CKEOUT0 | P1[1] | I/O | **P2[24] —** General purpose digital input/output pin. |
| | | O | **CKEOUT0 —** SDRAM clock enable 0. |
| P2[25]/ CKEOUT1 | P2[1] | I/O | **P2[25] —** General purpose digital input/output pin. |
| | | O | **CKEOUT1 —** SDRAM clock enable 1. |
| P2[28]/ DQMOUT0 | M2[1] | I/O | **P2[28] —** General purpose digital input/output pin. |
| | | O | **DQMOUT0 —** Data mask 0 used with SDRAM and static devices. |
| P2[29]/ DQMOUT1 | L1[1] | I/O | **P2[29] —** General purpose digital input/output pin. |
| | | O | **DQMOUT1 —** Data mask 1 used with SDRAM and static devices. |
| P3[0] to P3[31] | | I/O | **Port 3:** Port 3 is a 32-bit I/O port with individual direction controls for each bit. The operation of port 3 pins depends upon the pin function selected via the Pin Connect block.<br>Pins P3[16:22] and P3[27:31] are not available. |
| P3[0]/D0 | D6[1] | I/O | **P3[0] —** General purpose digital input/output pin. |
| | | I/O | **D0 —** External memory data line 0. |
| P3[1]/D1 | E6[1] | I/O | **P3[1] —** General purpose digital input/output pin. |
| | | I/O | **D1 —** External memory data line 1. |
| P3[2]/D2 | A2[1] | I/O | **P3[2] —** General purpose digital input/output pin. |
| | | I/O | **D2 —** External memory data line 2. |
| P3[3]/D3 | G5[1] | I/O | **P3[3] —** General purpose digital input/output pin. |
| | | I/O | **D3 —** External memory data line 3. |
| P3[4]/D4 | D3[1] | I/O | **P3[4] —** General purpose digital input/output pin. |
| | | I/O | **D4 —** External memory data line 4. |
| P3[5]/D5 | E3[1] | I/O | **P3[5] —** General purpose digital input/output pin. |
| | | I/O | **D5 —** External memory data line 5. |
| P3[6]/D6 | F4[1] | I/O | **P3[6] —** General purpose digital input/output pin. |
| | | I/O | **D6 —** External memory data line 6. |
| P3[7]/D7 | G3[1] | I/O | **P3[7] —** General purpose digital input/output pin. |
| | | I/O | **D7 —** External memory data line 7. |
| P3[8]/D8 | A6[1] | I/O | **P3[8] —** General purpose digital input/output pin. |
| | | I/O | **D8 —** External memory data line 8. |
| P3[9]/D9 | A4[1] | I/O | **P3[9] —** General purpose digital input/output pin. |
| | | I/O | **D9 —** External memory data line 9. |
| P3[10]/D10 | B3[1] | I/O | **P3[10] —** General purpose digital input/output pin. |
| | | I/O | **D10 —** External memory data line 10. |
| P3[11]/D11 | B2[1] | I/O | **P3[11] —** General purpose digital input/output pin. |
| | | I/O | **D11 —** External memory data line 11. |


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

**Table 4. Pin description** *...continued*

| Symbol | Ball | Type | Description |
|---|---|---|---|
| P3[12]/D12 | A1[1] | I/O | **P3[12] —** General purpose digital input/output pin. |
| | | I/O | **D12 —** External memory data line 12. |
| P3[13]/D13 | C1[1] | I/O | **P3[13] —** General purpose digital input/output pin. |
| | | I/O | **D13 —** External memory data line 13. |
| P3[14]/D14 | F1[1] | I/O | **P3[14] —** General purpose digital input/output pin. |
| | | I/O | **D14 —** External memory data line 14. |
| P3[15]/D15 | G4[1] | I/O | **P3[15] —** General purpose digital input/output pin. |
| | | I/O | **D15 —** External memory data line 15. |
| P3[23]/CAP0[0]/ PCAP1[0] | M4[1] | I/O | **P3[23] —** General purpose digital input/output pin. |
| | | I | **CAP0[0] —** Capture input for Timer 0, channel 0. |
| | | I | **PCAP1[0] —** Capture input for PWM1, channel 0. |
| P3[24]/CAP0[1]/ PWM1[1] | N3[1] | I/O | **P3[24] —** General purpose digital input/output pin. |
| | | I | **CAP0[1] —** Capture input for Timer 0, channel 1. |
| | | O | **PWM1[1] —** Pulse Width Modulator 1, output 1. |
| P3[25]/MAT0[0]/ PWM1[2] | M3[1] | I/O | **P3[25] —** General purpose digital input/output pin. |
| | | O | **MAT0[0] —** Match output for Timer 0, channel 0. |
| | | O | **PWM1[2] —** Pulse Width Modulator 1, output 2. |
| P3[26]/MAT0[1]/ PWM1[3] | K7[1] | I/O | **P3[26] —** General purpose digital input/output pin. |
| | | O | **MAT0[1] —** Match output for Timer 0, channel 1. |
| | | O | **PWM1[3] —** Pulse Width Modulator 1, output 3. |
| P4[0] to P4[31] | | I/O | **Port 4:** Port 4 is a 32-bit I/O port with individual direction controls for each bit. The operation of port 4 pins depends upon the pin function selected via the Pin Connect block.<br>Pins P4[20:23] are not available. |
| P4[0]/A0 | L6[1] | I/O | **P4[0] —** General purpose digital input/output pin. |
| | | I/O | **A0 —** External memory address line 0. |
| P4[1]/A1 | M7[1] | I/O | **P4[1] —** General purpose digital input/output pin. |
| | | I/O | **A1 —** External memory address line 1. |
| P4[2]/A2 | M8[1] | I/O | **P4[2] —** General purpose digital input/output pin. |
| | | I/O | **A2 —** External memory address line 2. |
| P4[3]/A3 | K9[1] | I/O | **P4[3] —** General purpose digital input/output pin. |
| | | I/O | **A3 —** External memory address line 3. |
| P4[4]/A4 | P13[1] | I/O | **P4[4] —** General purpose digital input/output pin. |
| | | I/O | **A4 —** External memory address line 4. |
| P4[5]/A5 | H10[1] | I/O | **P4[5] —** General purpose digital input/output pin. |
| | | I/O | **A5 —** External memory address line 5. |
| P4[6]/A6 | K10[1] | I/O | **P4[6] —** General purpose digital input/output pin. |
| | | I/O | **A6 —** External memory address line 6. |
| P4[7]/A7 | K12[1] | I/O | **P4[7] —** General purpose digital input/output pin. |
| | | I/O | **A7 —** External memory address line 7. |


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

**Table 4. Pin description** *...continued*

| Symbol | Ball | Type | Description |
|---|---|---|---|
| P4[8]/A8 | J11[1] | I/O | **P4[8] —** General purpose digital input/output pin. |
| | | I/O | **A8 —** External memory address line 8. |
| P4[9]/A9 | H12[1] | I/O | **P4[9] —** General purpose digital input/output pin. |
| | | I/O | **A9 —** External memory address line 9. |
| P4[10]/A10 | G12[1] | I/O | **P4[10] —** General purpose digital input/output pin. |
| | | I/O | **A10 —** External memory address line 10. |
| P4[11]/A11 | F11[1] | I/O | **P4[11] —** General purpose digital input/output pin. |
| | | I/O | **A11 —** External memory address line 11. |
| P4[12]/A12 | F10[1] | I/O | **P4[12] —** General purpose digital input/output pin. |
| | | I/O | **A12 —** External memory address line 12. |
| P4[13]/A13 | B14[1] | I/O | **P4[13] —** General purpose digital input/output pin. |
| | | I/O | **A13 —** External memory address line 13. |
| P4[14]/A14 | E8[1] | I/O | **P4[14] —** General purpose digital input/output pin. |
| | | I/O | **A14 —** External memory address line 14. |
| P4[15]/A15 | C10[1] | I/O | **P4[15] —** General purpose digital input/output pin. |
| | | I/O | **A15 —** External memory address line 15. |
| P4[16]/A16 | N12[1] | I/O | **P4[16] —** General purpose digital input/output pin. |
| | | I/O | **A16 —** External memory address line 16. |
| P4[17]/A17 | N13[1] | I/O | **P4[17] —** General purpose digital input/output pin. |
| | | I/O | **A17 —** External memory address line 17. |
| P4[18]/A18 | P14[1] | I/O | **P4[18] —** General purpose digital input/output pin. |
| | | I/O | **A18 —** External memory address line 18. |
| P4[19]/A19 | M14[1] | I/O | **P4[19] —** General purpose digital input/output pin. |
| | | I/O | **A19 —** External memory address line 19. |
| P4[24]/$\overline{\text{OE}}$ | C8[1] | I/O | **P4[24] —** General purpose digital input/output pin. |
| | | O | **$\overline{\text{OE}}$ —** LOW active Output Enable signal. |
| P4[25]/$\overline{\text{WE}}$ | D9[1] | I/O | **P4[25] —** General purpose digital input/output pin. |
| | | O | **$\overline{\text{WE}}$ —** LOW active Write Enable signal. |
| P4[26]/$\overline{\text{BLS0}}$ | K13[1] | I/O | **P4[26] —** General purpose digital input/output pin. |
| | | O | **$\overline{\text{BLS0}}$ —** LOW active Byte Lane select signal 0. |
| P4[27]/$\overline{\text{BLS1}}$ | F14[1] | I/O | **P4[27] —** General purpose digital input/output pin. |
| | | O | **$\overline{\text{BLS1}}$ —** LOW active Byte Lane select signal 1. |
| P4[28]/MAT2[0]/ TXD3 | D10[1] | I/O | **P4[28] —** General purpose digital input/output pin. |
| | | O | **MAT2[0] —** Match output for Timer 2, channel 0. |
| | | O | **TXD3 —** Transmitter output for UART3. |
| P4[29]/MAT2[1]/ RXD3 | B9[1] | I/O | **P4[29] —** General purpose digital input/output pin. |
| | | O | **MAT2[1] —** Match output for Timer 2, channel 1. |
| | | I | **RXD3 —** Receiver input for UART3. |
| P4[30]/$\overline{\text{CS0}}$ | C7[1] | I/O | **P4[30] —** General purpose digital input/output pin. |
| | | O | **$\overline{\text{CS0}}$ —** LOW active Chip Select 0 signal. |


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

**Table 4. Pin description** *...continued*

| Symbol | Ball | Type | Description |
|---|---|---|---|
| P4[31]/$\overline{CS1}$ | E7[1] | I/O | **P4[31] —** General purpose digital input/output pin. |
| | | O | **$\overline{CS1}$ —** LOW active Chip Select 1 signal. |
| ALARM | H5[7] | O | **ALARM —** RTC controlled output. This is a 1.8 V pin. It goes HIGH when a RTC alarm is generated. |
| USB_D−2 | N2 | I/O | **USB_D−2 —** USB port 2 bidirectional D− line. |
| DBGEN | E5[1][8] | I | **DBGEN —** JTAG interface control signal. Also used for boundary scan. |
| TDO | B1[1][9] | O | **TDO —** Test Data Out for JTAG interface. |
| TDI | C3[1][8] | I | **TDI —** Test Data In for JTAG interface. |
| TMS | C2[1][8] | I | **TMS —** Test Mode Select for JTAG interface. |
| $\overline{TRST}$ | D4[1][8] | I | **$\overline{TRST}$ —** Test Reset for JTAG interface. |
| TCK | D2[1][9] | I | **TCK —** Test Clock for JTAG interface. This clock must be slower than $\frac{1}{6}$ of the CPU clock (CCLK) for the JTAG interface to operate. |
| RTCK | C4[1][8] | I/O | **RTCK —** JTAG interface control signal.<br>**Note:** LOW on this pin while $\overline{RESET}$ is LOW enables ETM pins (P2[9:0]) to operate as Trace port after reset. |
| $\overline{RSTOUT}$ | H2 | O | **$\overline{RSTOUT}$ —** This is a 3.3 V pin. LOW on this pin indicates LPC2458 being in Reset state. |
| $\overline{RESET}$ | J1[10] | I | **external reset input:** A LOW on this pin resets the device, causing I/O ports and peripherals to take on their default states, and processor execution to begin at address 0. TTL with hysteresis, 5 V tolerant. |
| XTAL1 | L2[7][11] | I | Input to the oscillator circuit and internal clock generator circuits. |
| XTAL2 | K4[7][11] | O | Output from the oscillator amplifier. |
| RTCX1 | J2[7][12] | I | Input to the RTC oscillator circuit. |
| RTCX2 | J3[7][12] | O | Output from the RTC oscillator circuit. |
| $V_{SSIO}$ | H4, P4, L9, L13, G13, D13, C11, B4[13] | I | **ground:** 0 V reference for the digital IO pins. |
| $V_{SSCORE}$ | H3, L8, A10[13] | I | **ground:** 0 V reference for the core. |
| $V_{SSA}$ | F3[14] | I | **analog ground:** 0 V reference. This should nominally be the same voltage as $V_{SSIO}$/$V_{SSCORE}$, but should be isolated to minimize noise and error. |
| $V_{DD(3V3)}$ | E2, L4, K8, L11, J14, E12, E10, C5[15] | I | **3.3 V supply voltage:** This is the power supply voltage for the I/O ports. |
| n.c. | H1, L12, G10[16] | I | **not connected pins:** These pins must be left unconnected (floating). |
| $V_{DD(DCDC)(3V3)}$ | G1, N9, E9[17] | I | **3.3 V DC-to-DC converter supply voltage:** This is the power supply for the on-chip DC-to-DC converter. |


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

**Table 4. Pin description** *...continued*

| Symbol | Ball | Type | Description |
|---|---|---|---|
| $V_{DDA}$ | F2[18] | I | **analog 3.3 V pad supply voltage:** This should be nominally the same voltage as $V_{DD(3V3)}$ but should be isolated to minimize noise and error. This voltage is used to power the ADC and DAC. |
| VREF | G2[18] | I | **ADC reference:** This should be nominally the same voltage as $V_{DD(3V3)}$ but should be isolated to minimize noise and error. The level on this pin is used as a reference for ADC and DAC. |
| VBAT | K1[18] | I | **RTC power supply:** 3.3 V on this pin supplies the power to the RTC peripheral. |

[1] 5 V tolerant pad providing digital I/O functions with TTL levels and hysteresis.

[2] 5 V tolerant pad providing digital I/O functions (with TTL levels and hysteresis) and analog input. When configured as a ADC input, digital section of the pad is disabled.

[3] 5 V tolerant pad providing digital I/O with TTL levels and hysteresis and analog output function. When configured as the DAC output, digital section of the pad is disabled.

[4] Open-drain 5 V tolerant digital I/O pad, compatible with $I^2C$-bus 400 kHz specification. It requires an external pull-up to provide output functionality. When power is switched off, this pin connected to the $I^2C$-bus is floating and does not disturb the $I^2C$ lines. Open-drain configuration applies to all functions on this pin.

[5] Pad provides digital I/O and USB functions. It is designed in accordance with the *USB specification, revision 2.0* (Full-speed and Low-speed mode only).

[6] 5 V tolerant pad with 10 ns glitch filter providing digital I/O functions with TTL levels and hysteresis.

[7] Pad provides special analog functionality.

[8] This pin has a built-in pull-up resistor.

[9] This pin has no built-in pull-up and no built-in pull-down resistor.

[10] 5 V tolerant pad with 20 ns glitch filter providing digital I/O function with TTL levels and hysteresis.

[11] When the main oscillator is not used, connect XTAL1 and XTAL2 as follows: XTAL1 can be left floating or can be grounded (grounding is preferred to reduce susceptibility to noise). XTAL2 should be left floating.

[12] If the RTC is not used, these pins can be left floating.

[13] Pad provides special analog functionality.

[14] Pad provides special analog functionality.

[15] Pad provides special analog functionality.

[16] Pad provides special analog functionality.

[17] Pad provides special analog functionality.

[18] Pad provides special analog functionality.

# 7. Functional description

## 7.1 Architectural overview

The LPC2458 microcontroller consists of an ARM7TDMI-S CPU with emulation support, the ARM7 local bus for closely coupled, high-speed access to the majority of on-chip memory, the AMBA AHB interfacing to high-speed on-chip peripherals and external memory, and the AMBA APB for connection to other on-chip peripheral functions. The microcontroller permanently configures the ARM7TDMI-S processor for little-endian byte order.

The LPC2458 implements two AHB in order to allow the Ethernet block to operate without interference caused by other system activity. The primary AHB, referred to as AHB1, includes the VIC, GPDMA controller, and EMC.


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

The second AHB, referred to as AHB2, includes only the Ethernet block and an associated 16 kB SRAM. In addition, a bus bridge is provided that allows the secondary AHB to be a bus master on AHB1, allowing expansion of Ethernet buffer space into off-chip memory or unused space in memory residing on AHB1.

In summary, bus masters with access to AHB1 are the ARM7 itself, the GPDMA function, and the Ethernet block (via the bus bridge from AHB2). Bus masters with access to AHB2 are the ARM7 and the Ethernet block.

AHB peripherals are allocated a 2 MB range of addresses at the very top of the 4 GB ARM memory space. Each AHB peripheral is allocated a 16 kB address space within the AHB address space. Lower speed peripheral functions are connected to the APB. The AHB to APB bridge interfaces the APB to the AHB. APB peripherals are also allocated a 2 MB range of addresses, beginning at the 3.5 GB address point. Each APB peripheral is allocated a 16 kB address space within the APB address space.

The ARM7TDMI-S processor is a general purpose 32-bit microprocessor, which offers high performance and very low power consumption. The ARM architecture is based on Reduced Instruction Set Computer (RISC) principles, and the instruction set and related decode mechanism are much simpler than those of microprogrammed complex instruction set computers. This simplicity results in a high instruction throughput and impressive real-time interrupt response from a small and cost-effective processor core.

Pipeline techniques are employed so that all parts of the processing and memory systems can operate continuously. Typically, while one instruction is being executed, its successor is being decoded, and a third instruction is being fetched from memory.

The ARM7TDMI-S processor also employs a unique architectural strategy known as Thumb, which makes it ideally suited to high-volume applications with memory restrictions, or applications where code density is an issue.

The key idea behind Thumb is that of a super-reduced instruction set. Essentially, the ARM7TDMI-S processor has two instruction sets:

- the standard 32-bit ARM set
- a 16-bit Thumb set

The Thumb set's 16-bit instruction length allows it to approach higher density compared to standard ARM code while retaining most of the ARM's performance.

## 7.2 On-chip flash programming memory

The LPC2458 incorporates 512 kB flash memory system. This memory may be used for both code and data storage. Programming of the flash memory may be accomplished in several ways. It may be programmed In System via the serial port (UART0). The application program may also erase and/or program the flash while the application is running, allowing a great degree of flexibility for data storage field and firmware upgrades.

The flash memory is 128 bits wide and includes pre-fetching and buffering techniques to allow it to operate at speeds of 72 MHz.


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

## 7.3 On-chip SRAM

The LPC2458 includes a SRAM memory of 64 kB reserved for the ARM processor exclusive use. This RAM may be used for code and/or data storage and may be accessed as 8 bits, 16 bits, and 32 bits.

A 16 kB SRAM block serving as a buffer for the Ethernet controller and a 16 kB SRAM associated with the second AHB can be used both for data and code storage. The 2 kB RTC SRAM can be used for data storage only. The RTC SRAM is battery powered and retains the content in the absence of the main power supply.

## 7.4 Memory map

The LPC2458 memory map incorporates several distinct regions as shown in Table 5 and Figure 3.

In addition, the CPU interrupt vectors may be remapped to allow them to reside in either flash memory (default), boot ROM, or SRAM (see Section 7.26.6).

**Table 5. LPC2458 memory usage and details**

| Address range | General use | Address range details and description | |
|---|---|---|---|
| 0x0000 0000 to 0x3FFF FFFF | on-chip non-volatile memory and fast I/O | 0x0000 0000 to 0x0007 FFFF | flash memory (512 kB) |
| | | 0x3FFF C000 to 0x3FFF FFFF | fast GPIO registers |
| 0x4000 0000 to 0x7FFF FFFF | on-chip RAM | 0x4000 0000 to 0x4000 FFFF | RAM (64 kB) |
| | | 0x7FE0 0000 to 0x7FE0 3FFF | Ethernet RAM (16 kB) |
| | | 0x7FD0 0000 to 0x7FD0 3FFF | USB RAM (16 kB) |
| 0x8000 0000 to 0xBFFF FFFF | off-chip memory | two static memory banks, 1 MB each | |
| | | 0x8000 0000 to 0x800F FFFF | static memory bank 0 |
| | | 0x8100 0000 to 0x810F FFFF | static memory bank 1 |
| | | two dynamic memory banks, 256 MB each | |
| | | 0xA000 0000 to 0xAFFF FFFF | dynamic memory bank 0 |
| | | 0xB000 0000 to 0xBFFF FFFF | dynamic memory bank 1 |
| 0xE000 0000 to 0xEFFF FFFF | APB peripherals | 36 peripheral blocks, 16 kB each | |
| 0xF000 0000 to 0xFFFF FFFF | AHB peripherals | | |


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.




**Fig 3. LPC2458 memory map**

## 7.5 Interrupt controller

The ARM processor core has two interrupt inputs called Interrupt Request (IRQ) and Fast Interrupt Request (FIQ). The VIC takes 32 interrupt request inputs which can be programmed as FIQ or vectored IRQ types. The programmable assignment scheme means that priorities of interrupts from the various peripherals can be dynamically assigned and adjusted.

FIQs have the highest priority. If more than one request is assigned to FIQ, the VIC ORs the requests to produce the FIQ signal to the ARM processor. The fastest possible FIQ latency is achieved when only one request is classified as FIQ, because then the FIQ


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

service routine can simply start dealing with that device. But if more than one request is assigned to the FIQ class, the FIQ service routine can read a word from the VIC that identifies which FIQ source(s) is (are) requesting an interrupt.

Vectored IRQs, which include all interrupt requests that are not classified as FIQs, have a programmable interrupt priority. When more than one interrupt is assigned the same priority and occur simultaneously, the one connected to the lowest numbered VIC channel will be serviced first.

The VIC ORs the requests from all of the vectored IRQs to produce the IRQ signal to the ARM processor. The IRQ service routine can start by reading a register from the VIC and jumping to the address supplied by that register.

### 7.5.1 Interrupt sources

Each peripheral device has one interrupt line connected to the VIC but may have several interrupt flags. Individual interrupt flags may also represent more than one interrupt source.

Any pin on port 0 and port 2 (total of 64 pins) regardless of the selected function, can be programmed to generate an interrupt on a rising edge, a falling edge, or both. Such interrupt request coming from port 0 and/or port 2 will be combined with the EINT3 interrupt requests.

## 7.6 Pin connect block

The pin connect block allows selected pins of the microcontroller to have more than one function. Configuration registers control the multiplexers to allow connection between the pin and the on chip peripherals.

Peripherals should be connected to the appropriate pins prior to being activated and prior to any related interrupt(s) being enabled. Activity of any enabled peripheral function that is not mapped to a related pin should be considered undefined.

## 7.7 External memory controller

The LPC2458 EMC is an ARM PrimeCell MultiPort Memory Controller peripheral offering support for asynchronous static memory devices such as RAM, ROM, and flash. In addition, it can be used as an interface with off-chip memory-mapped devices and peripherals. The EMC is an Advanced Microcontroller Bus Architecture (AMBA) compliant peripheral.

### 7.7.1 Features

- Dynamic memory interface support including single data rate SDRAM.
- Asynchronous static memory device support including RAM, ROM, and flash, with or without asynchronous page mode.
- Low transaction latency.
- Read and write buffers to reduce latency and to improve performance.
- 8/16 data and 20 address lines wide static memory support.
- 16 bit wide chip select SDRAM memory support.


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

- Static memory features include:
  - Asynchronous page mode read
  - Programmable Wait States
  - Bus turnaround delay
  - Output enable and write enable delays
  - Extended wait
- Two chip selects for synchronous memory and two chip selects for static memory devices.
- Power-saving modes dynamically control CKE and CLKOUT to SDRAMs.
- Dynamic memory self-refresh mode controlled by software.
- Controller supports 2048 (A0 to A10), 4096 (A0 to A11), and 8192 (A0 to A12) row address synchronous memory parts. That is typical 512 MB, 256 MB, and 128 MB parts, with 4, 8, and 16 data bits per device.
- Separate reset domains allow auto-refresh through a chip reset if desired.

**Note:** Synchronous static memory devices (synchronous burst mode) are not supported.

## 7.8 General purpose DMA controller

The GPDMA is an AMBA AHB compliant peripheral allowing selected LPC2458 peripherals to have DMA support.

The GPDMA enables peripheral-to-memory, memory-to-peripheral, peripheral-to-peripheral, and memory-to-memory transactions. Each DMA stream provides unidirectional serial DMA transfers for a single source and destination. For example, a bidirectional port requires one stream for transmit and one for receive. The source and destination areas can each be either a memory region or a peripheral, and can be accessed through the AHB master.

### 7.8.1 Features

- Two DMA channels. Each channel can support a unidirectional transfer.
- The GPDMA can transfer data between the 16 kB SRAM, external memory, and peripherals such as the SD/MMC, two SSPs, and the $I^2S$ interface.
- Single DMA and burst DMA request signals. Each peripheral connected to the GPDMA can assert either a burst DMA request or a single DMA request. The DMA burst size is set by programming the GPDMA.
- Memory-to-memory, memory-to-peripheral, peripheral-to-memory, and peripheral-to-peripheral transfers.
- Scatter or gather DMA is supported through the use of linked lists. This means that the source and destination areas do not have to occupy contiguous areas of memory.
- Hardware DMA channel priority. Each DMA channel has a specific hardware priority. DMA channel 0 has the highest priority and channel 1 has the lowest priority. If requests from two channels become active at the same time, the channel with the highest priority is serviced first.
- AHB slave DMA programming interface. The GPDMA is programmed by writing to the DMA control registers over the AHB slave interface.


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

- One AHB master for transferring data. This interface transfers data when a DMA request goes active.
- 32-bit AHB master bus width.
- Incrementing or non-incrementing addressing for source and destination.
- Programmable DMA burst size. The DMA burst size can be programmed to more efficiently transfer data. Usually the burst size is set to half the size of the FIFO in the peripheral.
- Internal four-word FIFO per channel.
- Supports 8-bit, 16-bit, and 32-bit wide transactions.
- An interrupt to the processor can be generated on a DMA completion or when a DMA error has occurred.
- Interrupt masking. The DMA error and DMA terminal count interrupt requests can be masked.
- Raw interrupt status. The DMA error and DMA count raw interrupt status can be read prior to masking.

## 7.9 Fast general purpose parallel I/O

Device pins that are not connected to a specific peripheral function are controlled by the GPIO registers. Pins may be dynamically configured as inputs or outputs. Separate registers allow setting or clearing any number of outputs simultaneously. The value of the output register may be read back as well as the current state of the port pins.

LPC2458 use accelerated GPIO functions:

- GPIO registers are relocated to the ARM local bus so that the fastest possible I/O timing can be achieved.
- Mask registers allow treating sets of port bits as a group, leaving other bits unchanged.
- All GPIO registers are byte and half-word addressable.
- Entire port value can be written in one instruction.

Additionally, any pin on port 0 and port 2 (total of 64 pins) that is not configured as an analog input/output can be programmed to generate an interrupt on a rising edge, a falling edge, or both. The edge detection is asynchronous, so it may operate when clocks are not present such as during Power-down mode. Each enabled interrupt can be used to wake the chip up from Power-down mode.

### 7.9.1 Features

- Bit level set and clear registers allow a single instruction to set or clear any number of bits in one port.
- Direction control of individual bits.
- All I/O default to inputs after reset.
- Backward compatibility with other earlier devices is maintained with legacy port 0 and port 1 registers appearing at the original addresses on the APB.


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

## 7.10 Ethernet

The Ethernet block contains a full featured 10 Mbit/s or 100 Mbit/s Ethernet MAC designed to provide optimized performance through the use of DMA hardware acceleration. Features include a generous suite of control registers, half or full duplex operation, flow control, control frames, hardware acceleration for transmit retry, receive packet filtering and wake-up on LAN activity. Automatic frame transmission and reception with scatter-gather DMA off-loads many operations from the CPU.

The Ethernet block and the CPU share a dedicated AHB subsystem that is used to access the Ethernet SRAM for Ethernet data, control, and status information. All other AHB traffic in the LPC2458 takes place on a different AHB subsystem, effectively separating Ethernet activity from the rest of the system. The Ethernet DMA can also access off-chip memory via the EMC, as well as the SRAM located on another AHB. However, using memory other than the Ethernet SRAM, especially off-chip memory, will slow Ethernet access to memory and increase the loading of its AHB.

The Ethernet block interfaces between an off-chip Ethernet PHY using the Media Independent Interface (MII) or Reduced MII (RMII) protocol and the on-chip Media Independent Interface Management (MIIM) serial bus.

### 7.10.1 Features

- Ethernet standards support:
  - Supports 10 Mbit/s or 100 Mbit/s PHY devices including 10 Base-T, 100 Base-TX, 100 Base-FX, and 100 Base-T4.
  - Fully compliant with IEEE standard 802.3.
  - Fully compliant with 802.3x full duplex flow control and half duplex back pressure.
  - Flexible transmit and receive frame options.
  - Virtual Local Area Network (VLAN) frame support.
- Memory management:
  - Independent transmit and receive buffers memory mapped to shared SRAM.
  - DMA managers with scatter/gather DMA and arrays of frame descriptors.
  - Memory traffic optimized by buffering and pre-fetching.
- Enhanced Ethernet features:
  - Receive filtering.
  - Multicast and broadcast frame support for both transmit and receive.
  - Optional automatic Frame Check Sequence (FCS) insertion with Circular Redundancy Check (CRC) for transmit.
  - Selectable automatic transmit frame padding.
  - Over-length frame support for both transmit and receive allows any length frames.
  - Promiscuous receive mode.
  - Automatic collision back-off and frame retransmission.
  - Includes power management by clock switching.
  - Wake-on-LAN power management support allows system wake-up: using the receive filters or a magic frame detection filter.


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

- Physical interface:
  - Attachment of external PHY chip through standard MII or RMII interface.
  - PHY register access is available via the MIIM interface.

## 7.11 USB interface

The Universal Serial Bus (USB) is a 4-wire bus that supports communication between a host and one or more (up to 127) peripherals. The Host Controller allocates the USB bandwidth to attached devices through a token-based protocol. The bus supports hot plugging and dynamic configuration of the devices. All transactions are initiated by the Host Controller.

The LPC2458 USB interface includes a device, Host, and OTG Controller. Details on typical USB interfacing solutions can be found in Section 14.1 “Suggested USB interface solutions” on page 65

### 7.11.1 USB device controller

The device controller enables 12 Mbit/s data exchange with a USB Host Controller. It consists of a register interface, serial interface engine, endpoint buffer memory, and a DMA controller. The serial interface engine decodes the USB data stream and writes data to the appropriate endpoint buffer. The status of a completed USB transfer or error condition is indicated via status registers. An interrupt is also generated if enabled. When enabled, the DMA controller transfers data between the endpoint buffer and the USB RAM.

#### 7.11.1.1 Features

- Fully compliant with *USB 2.0 specification* (full speed).
- Supports 32 physical (16 logical) endpoints with a 4 kB endpoint buffer RAM.
- Supports Control, Bulk, Interrupt and Isochronous endpoints.
- Scalable realization of endpoints at run time.
- Endpoint Maximum packet size selection (up to USB maximum specification) by software at run time.
- Supports SoftConnect and GoodLink features.
- While USB is in the Suspend mode, LPC2458 can enter one of the reduced power modes and wake up on USB activity.
- Supports DMA transfers with the DMA RAM of 16 kB on all non-control endpoints.
- Allows dynamic switching between CPU-controlled and DMA modes.
- Double buffer implementation for Bulk and Isochronous endpoints.

### 7.11.2 USB Host Controller

The Host Controller enables full- and low-speed data exchange with USB devices attached to the bus. It consists of a register interface, a serial interface engine and a DMA controller. The register interface complies with the OHCI specification.

#### 7.11.2.1 Features

- OHCI compliant.


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

- Two downstream ports.
- Supports per-port power switching.

### 7.11.3 USB OTG Controller

USB OTG is a supplement to the USB 2.0 specification that augments the capability of existing mobile devices and USB peripherals by adding host functionality for connection to USB peripherals.

The OTG Controller integrates the Host Controller, device controller, and a master-only $I^2C$ interface to implement OTG dual-role device functionality. The dedicated $I^2C$ interface controls an external OTG transceiver.

#### 7.11.3.1 Features

- Fully compliant with On-The-Go supplement to the *USB 2.0 Specification, Revision 1.0a*.
- Hardware support for Host Negotiation Protocol (HNP).
- Includes a programmable timer required for HNP and Session Request Protocol (SRP).
- Supports any OTG transceiver compliant with the *OTG Transceiver Specification (CEA-2011), Rev. 1.0*.

## 7.12 CAN controller and acceptance filters

The Controller Area Network (CAN) is a serial communications protocol which efficiently supports distributed real-time control with a very high level of security. Its domain of application ranges from high-speed networks to low cost multiplex wiring.

The CAN block is intended to support multiple CAN buses simultaneously, allowing the device to be used as a gateway, switch, or router between two of CAN buses in industrial or automotive applications.

Each CAN controller has a register structure similar to the NXP SJA1000 and the PeliCAN Library block, but the 8-bit registers of those devices have been combined in 32-bit words to allow simultaneous access in the ARM environment. The main operational difference is that the recognition of received Identifiers, known in CAN terminology as Acceptance Filtering, has been removed from the CAN controllers and centralized in a global Acceptance Filter.

### 7.12.1 Features

- Two CAN controllers and buses.
- Data rates to 1 Mbit/s on each bus.
- 32-bit register and RAM access.
- Compatible with *CAN specification 2.0B, ISO 11898-1*.
- Global Acceptance Filter recognizes 11-bit and 29-bit receive identifiers for all CAN buses.
- Acceptance Filter can provide FullCAN-style automatic reception for selected Standard Identifiers.
- FullCAN messages can generate interrupts.


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

## 7.13 10-bit ADC

The LPC2458 contains one ADC. It is a single 10-bit successive approximation ADC with eight channels.

### 7.13.1 Features

- 10-bit successive approximation ADC
- Input multiplexing among 8 pins
- Power-down mode
- Measurement range 0 V to $V_{i(VREF)}$
- 10-bit conversion time $\geq$ 2.44 μs
- Burst conversion mode for single or multiple inputs
- Optional conversion on transition of input pin or Timer Match signal
- Individual result registers for each ADC channel to reduce interrupt overhead

## 7.14 10-bit DAC

The DAC allows the LPC2458 to generate a variable analog output. The maximum output value of the DAC is $V_{i(VREF)}$.

### 7.14.1 Features

- 10-bit DAC
- Resistor string architecture
- Buffered output
- Power-down mode
- Selectable output drive

## 7.15 UARTs

The LPC2458 contains four UARTs. In addition to standard transmit and receive data lines, UART1 also provides a full modem control handshake interface.

The UARTs include a fractional baud rate generator. Standard baud rates such as 115200 Bd can be achieved with any crystal frequency above 2 MHz.

### 7.15.1 Features

- 16 B Receive and Transmit FIFOs.
- Register locations conform to 16C550 industry standard.
- Receiver FIFO trigger points at 1 B, 4 B, 8 B, and 14 B.
- Built-in fractional baud rate generator covering wide range of baud rates without a need for external crystals of particular values.
- Fractional divider for baud rate control, auto baud capabilities and FIFO control mechanism that enables software flow control implementation.
- UART1 equipped with standard modem interface signals. This module also provides full support for hardware flow control (auto-CTS/RTS).


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

- UART3 includes an IrDA mode to support infrared communication.

## 7.16 SPI serial I/O controller

The LPC2458 contains one SPI controller. SPI is a full duplex serial interface designed to handle multiple masters and slaves connected to a given bus. Only a single master and a single slave can communicate on the interface during a given data transfer. During a data transfer the master always sends 8 bits to 16 bits of data to the slave, and the slave always sends 8 bits to 16 bits of data to the master.

### 7.16.1 Features

- Compliant with SPI specification
- Synchronous, Serial, Full Duplex Communication
- Combined SPI master and slave
- Maximum data bit rate of one eighth of the input clock rate
- 8 bits to 16 bits per transfer

## 7.17 SSP serial I/O controller

The LPC2458 contains two SSP controllers. The SSP controller is capable of operation on a SPI, 4-wire SSI, or Microwire bus. It can interact with multiple masters and slaves on the bus. Only a single master and a single slave can communicate on the bus during a given data transfer. The SSP supports full duplex transfers, with frames of 4 bits to 16 bits of data flowing from the master to the slave and from the slave to the master. In practice, often only one of these data flows carries meaningful data.

### 7.17.1 Features

- Compatible with Motorola SPI, 4-wire Texas Instruments SSI, and National Semiconductor Microwire buses
- Synchronous serial communication
- Master or slave operation
- 8-frame FIFOs for both transmit and receive
- 4-bit to 16-bit frame
- Maximum SPI bus data bit rate of one half (Master mode) and one twelfth (Slave mode) of the input clock rate
- DMA transfers supported by GPDMA

## 7.18 SD/MMC card interface

The Secure Digital and Multimedia Card Interface (MCI) allows access to external SD memory cards. The SD card interface conforms to the *SD Multimedia Card Specification Version 2.11*.

### 7.18.1 Features

- The MCI interface provides all functions specific to the SD/MMC memory card. These include the clock generation unit, power management control, and command and data transfer.


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

- Conforms to *Multimedia Card Specification v2.11*.
- Conforms to *Secure Digital Memory Card Physical Layer Specification, v0.96.*
- Can be used as a multimedia card bus or a secure digital memory card bus host. The SD/MMC can be connected to several multimedia cards or a single secure digital memory card.
- DMA supported through the GPDMA controller.

## 7.19 I²C-bus serial I/O controller

The LPC2458 contains three I²C-bus controllers.

The I²C-bus is bidirectional, for inter-IC control using only two wires: a serial clock line (SCL), and a serial data line (SDA). Each device is recognized by a unique address and can operate as either a receiver-only device (e.g., an LCD driver) or a transmitter with the capability to both receive and send information (such as memory). Transmitters and/or receivers can operate in either master or slave mode, depending on whether the chip has to initiate a data transfer or is only addressed. The I²C-bus is a multi-master bus and can be controlled by more than one bus master connected to it.

The I²C-bus implemented in LPC2458 supports bit rates up to 400 kbit/s (Fast I²C-bus).

### 7.19.1 Features

- I²C0 is a standard I²C compliant bus interface with open-drain pins.
- I²C1 and I²C2 use standard I/O pins and do not support powering off of individual devices connected to the same bus lines.
- Easy to configure as master, slave, or master/slave.
- Programmable clocks allow versatile rate control.
- Bidirectional data transfer between masters and slaves.
- Multi-master bus (no central master).
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus.
- Serial clock synchronization allows devices with different bit rates to communicate via one serial bus.
- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer.
- The I²C-bus can be used for test and diagnostic purposes.

## 7.20 I²S-bus serial I/O controllers

The I²S-bus provides a standard communication interface for digital audio applications.

The I²S-bus specification defines a 3-wire serial bus using one data line, one clock line, and one word select signal. The basic I²S connection has one master, which is always the master, and one slave. The I²S interface on the LPC2458 provides a separate transmit and receive channel, each of which can operate as either a master or a slave.


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

### 7.20.1 Features

- The interface has separate input/output channels each of which can operate in master or slave mode.
- Capable of handling 8-bit, 16-bit, and 32-bit word sizes.
- Mono and stereo audio data supported.
- The sampling frequency can range from 16 kHz to 48 kHz (16, 22.05, 32, 44.1, 48) kHz.
- Configurable word select period in master mode (separately for $I^2S$ input and output).
- Two 8 word FIFO data buffers are provided, one for transmit and one for receive.
- Generates interrupt requests when buffer levels cross a programmable boundary.
- Two DMA requests, controlled by programmable buffer levels. These are connected to the GPDMA block.
- Controls include reset, stop and mute options separately for $I^2S$ input and $I^2S$ output.

## 7.21 General purpose 32-bit timers/external event counters

The LPC2458 includes four 32-bit Timer/Counters. The Timer/Counter is designed to count cycles of the system derived clock or an externally-supplied clock. It can optionally generate interrupts or perform other actions at specified timer values, based on four match registers. The Timer/Counter also includes four capture inputs to trap the timer value when an input signal transitions, optionally generating an interrupt.

### 7.21.1 Features

- A 32-bit Timer/Counter with a programmable 32-bit prescaler.
- Counter or Timer operation.
- Up to four 32-bit capture channels per timer, that can take a snapshot of the timer value when an input signal transitions. A capture event may also optionally generate an interrupt.
- Four 32-bit match registers that allow:
  - Continuous operation with optional interrupt generation on match.
  - Stop timer on match with optional interrupt generation.
  - Reset timer on match with optional interrupt generation.
- Up to four external outputs corresponding to match registers, with the following capabilities:
  - Set LOW on match.
  - Set HIGH on match.
  - Toggle on match.
  - Do nothing on match.


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

## 7.22 Pulse width modulator

The PWM is based on the standard Timer block and inherits all of its features, although only the PWM function is pinned out on the LPC2458. The Timer is designed to count cycles of the system derived clock and optionally switch pins, generate interrupts or perform other actions when specified timer values occur, based on seven match registers. The PWM function is in addition to these features and is based on match register events.

The ability to separately control rising and falling edge locations allows the PWM to be used for more applications. For instance, multi-phase motor control typically requires three non-overlapping PWM outputs with individual control of all three pulse widths and positions.

Two match registers can be used to provide a single edge controlled PWM output. A dedicated match register controls the PWM cycle rate, by resetting the count upon match. The other match register controls the PWM edge position. Additional single edge controlled PWM outputs require only one match register each, since the repetition rate is the same for all PWM outputs. Multiple single edge controlled PWM outputs will all have a rising edge at the beginning of each PWM cycle, when an PWMMR0 match occurs.

Three match registers can be used to provide a PWM output with both edges controlled. Again, a dedicated match register controls the PWM cycle rate. The other match registers control the two PWM edge positions. Additional double edge controlled PWM outputs require only two match registers each, since the repetition rate is the same for all PWM outputs.

With double edge controlled PWM outputs, specific match registers control the rising and falling edge of the output. This allows both positive going PWM pulses (when the rising edge occurs prior to the falling edge), and negative going PWM pulses (when the falling edge occurs prior to the rising edge).

### 7.22.1 Features

- LPC2458 has two PWMs with the same operational features. These may be operated in a synchronized fashion by setting them both up to run at the same rate, then enabling both simultaneously. PWM0 acts as the master and PWM1 as the slave for this use.
- Counter or Timer operation (may use the peripheral clock or one of the capture inputs as the clock source).
- Seven match registers allow up to 6 single edge controlled or 3 double edge controlled PWM outputs, or a mix of both types. The match registers also allow:
  - Continuous operation with optional interrupt generation on match.
  - Stop timer on match with optional interrupt generation.
  - Reset timer on match with optional interrupt generation.
- Supports single edge controlled and/or double edge controlled PWM outputs. Single edge controlled PWM outputs all go HIGH at the beginning of each cycle unless the output is a constant LOW. Double edge controlled PWM outputs can have either edge occur at any position within a cycle. This allows for both positive going and negative going pulses.


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

- Pulse period and width can be any number of timer counts. This allows complete flexibility in the trade-off between resolution and repetition rate. All PWM outputs will occur at the same repetition rate.
- Double edge controlled PWM outputs can be programmed to be either positive going or negative going pulses.
- Match register updates are synchronized with pulse outputs to prevent generation of erroneous pulses. Software must 'release' new match values before they can become effective.
- May be used as a standard timer if the PWM mode is not enabled.
- A 32-bit Timer/Counter with a programmable 32-bit Prescaler.

## 7.23 Watchdog timer (WDT)

The purpose of the watchdog is to reset the microcontroller within a reasonable amount of time if it enters an erroneous state. When enabled, the watchdog will generate a system reset if the user program fails to 'feed' (or reload) the watchdog within a predetermined amount of time.

### 7.23.1 Features

- Internally resets chip if not periodically reloaded.
- Debug mode.
- Enabled by software but requires a hardware reset or a watchdog reset/interrupt to be disabled.
- Incorrect/Incomplete feed sequence causes reset/interrupt if enabled.
- Flag to indicate watchdog reset.
- Programmable 32-bit timer with internal prescaler.
- Selectable time period from ($T_{cy(WDCLK)} \times 256 \times 4$) to ($T_{cy(WDCLK)} \times 2^{32} \times 4$) in multiples of $T_{cy(WDCLK)} \times 4$.
- The Watchdog Clock (WDCLK) source can be selected from the RTC clock, the Internal RC oscillator (IRC), or the APB peripheral clock. This gives a wide range of potential timing choices of Watchdog operation under different power reduction conditions. It also provides the ability to run the WDT from an entirely internal source that is not dependent on an external crystal and its associated components and wiring, for increased reliability.

## 7.24 RTC and battery RAM

The RTC is a set of counters for measuring time when system power is on, and optionally when power is off. It uses little power in Power-down and Deep power-down modes. On the LPC2458, the RTC can be clocked by a separate 32.768 kHz oscillator or by a programmable prescale divider based on the APB clock. The RTC is powered by its own power supply pin, VBAT, which can be connected to a battery or to the same 3.3 V supply used by the rest of the device.


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

The VBAT pin supplies power only to the RTC and the Battery RAM. These two functions require a minimum of power to operate, which can be supplied by an external battery. When the CPU and the rest of chip functions are stopped and power is removed, the RTC can supply an alarm output that can be used by external hardware to restore chip power and resume operation.

### 7.24.1 Features

- Measures the passage of time to maintain a calendar and clock.
- Ultra low power design to support battery powered systems.
- Provides Seconds, Minutes, Hours, Day of Month, Month, Year, Day of Week, and Day of Year.
- Dedicated 32 kHz oscillator or programmable prescaler from APB clock.
- Dedicated power supply pin can be connected to a battery or to the main 3.3 V.
- An alarm output pin is included to assist in waking up when the chip has had power removed to all functions except the RTC and Battery RAM.
- Periodic interrupts can be generated from increments of any field of the time registers, and selected fractional second values. This enhancement enables the RTC to be used as a System Timer.
- 2 kB data SRAM powered by VBAT.
- RTC and Battery RAM power supply is isolated from the rest of the chip.

## 7.25 Clocking and power control

### 7.25.1 Crystal oscillators

The LPC2458 includes three independent oscillators. These are the Main Oscillator, the Internal RC oscillator, and the RTC oscillator. Each oscillator can be used for more than one purpose as required in a particular application. Any of the three clock sources can be chosen by software to drive the PLL and ultimately the CPU.

Following reset, the LPC2458 will operate from the Internal RC oscillator until switched by software. This allows systems to operate without any external crystal and the bootloader code to operate at a known frequency.

#### 7.25.1.1 Internal RC oscillator

The IRC may be used as the clock source for the WDT, and/or as the clock that drives the PLL and subsequently the CPU. The nominal IRC frequency is 4 MHz. The IRC is trimmed to 1 % accuracy.

Upon power-up or any chip reset, the LPC2458 uses the IRC as the clock source. Software may later switch to one of the other available clock sources.

#### 7.25.1.2 Main oscillator

The main oscillator can be used as the clock source for the CPU, with or without using the PLL. The main oscillator operates at frequencies of 1 MHz to 25 MHz. This frequency can be boosted to a higher frequency, up to the maximum CPU operating frequency, by the PLL. The clock selected as the PLL input is PLLCLKIN. The ARM processor clock frequency is referred to as CCLK elsewhere in this document. The frequencies of


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

PLLCLKIN and CCLK are the same value unless the PLL is active and connected. The clock frequency for each peripheral can be selected individually and is referred to as PCLK. Refer to Section 7.25.2 for additional information.

#### 7.25.1.3 RTC oscillator

The RTC oscillator can be used as the clock source for the RTC and/or the WDT. Also, the RTC oscillator can be used to drive the PLL and the CPU.

### 7.25.2 PLL

The PLL accepts an input clock frequency in the range of 32 kHz to 25 MHz. The input frequency is multiplied up to a high frequency, then divided down to provide the actual clock used by the CPU and the USB block.

The PLL input, in the range of 32 kHz to 25 MHz, may initially be divided down by a value 'N', which may be in the range of 1 to 256. This input division provides a wide range of output frequencies from the same input frequency.

Following the PLL input divider is the PLL multiplier. This can multiply the input divider output through the use of a Current Controlled Oscillator (CCO) by a value 'M', in the range of 1 through 32768. The resulting frequency must be in the range of 275 MHz to 550 MHz. The multiplier works by dividing the CCO output by the value of M, then using a phase-frequency detector to compare the divided CCO output to the multiplier input. The error value is used to adjust the CCO frequency.

The PLL is turned off and bypassed following a chip Reset and by entering Power-down mode. PLL is enabled by software only. The program must configure and activate the PLL, wait for the PLL to lock, then connect to the PLL as a clock source.

### 7.25.3 Wake-up timer

The LPC2458 begins operation at power-up and when awakened from Power-down and Deep power-down modes by using the 4 MHz IRC oscillator as the clock source. This allows chip operation to resume quickly. If the main oscillator or the PLL is needed by the application, software will need to enable these features and wait for them to stabilize before they are used as a clock source.

When the main oscillator is initially activated, the wake-up timer allows software to ensure that the main oscillator is fully functional before the processor uses it as a clock source and starts to execute instructions. This is important at power on, all types of Reset, and whenever any of the aforementioned functions are turned off for any reason. Since the oscillator and other functions are turned off during Power-down and Deep power-down modes, any wake-up of the processor from Power-down modes makes use of the Wake-up Timer.

The Wake-up Timer monitors the crystal oscillator to check whether it is safe to begin code execution. When power is applied to the chip, or when some event caused the chip to exit Power-down mode, some time is required for the oscillator to produce a signal of sufficient amplitude to drive the clock logic. The amount of time depends on many factors, including the rate of $V_{DD(3V3)}$ ramp (in the case of power on), the type of crystal and its electrical characteristics (if a quartz crystal is used), as well as any other external circuitry (e.g., capacitors), and the characteristics of the oscillator itself under the existing ambient conditions.


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

### 7.25.4 Power control

The LPC2458 supports a variety of power control features. There are four special modes of processor power reduction: Idle mode, Sleep mode, Power-down mode, and Deep power-down mode. The CPU clock rate may also be controlled as needed by changing clock sources, reconfiguring PLL values, and/or altering the CPU clock divider value. This allows a trade-off of power versus processing speed based on application requirements. In addition, Peripheral power control allows shutting down the clocks to individual on-chip peripherals, allowing fine tuning of power consumption by eliminating all dynamic power use in any peripherals that are not required for the application. Each of the peripherals has its own clock divider which provides even better power control.

The LPC2458 also implements a separate power domain in order to allow turning off power to the bulk of the device while maintaining operation of the RTC and a small SRAM, referred to as the Battery RAM.

#### 7.25.4.1 Idle mode

In Idle mode, execution of instructions is suspended until either a Reset or interrupt occurs. Peripheral functions continue operation during Idle mode and may generate interrupts to cause the processor to resume execution. Idle mode eliminates dynamic power used by the processor itself, memory systems and related controllers, and internal buses.

#### 7.25.4.2 Sleep mode

In Sleep mode, the oscillator is shut down and the chip receives no internal clocks. The processor state and registers, peripheral registers, and internal SRAM values are preserved throughout Sleep mode and the logic levels of chip pins remain static. The output of the IRC is disabled but the IRC is not powered down for a fast wake-up later. The 32 kHz RTC oscillator is not stopped because the RTC interrupts may be used as the wake-up source. The PLL is automatically turned off and disconnected. The CCLK and USB clock dividers automatically get reset to zero.

The Sleep mode can be terminated and normal operation resumed by either a Reset or certain specific interrupts that are able to function without clocks. Since all dynamic operation of the chip is suspended, Sleep mode reduces chip power consumption to a very low value. The flash memory is left on in Sleep mode, allowing a very quick wake-up.

On the wake-up from Sleep mode, if the IRC was used before entering Sleep mode, the code execution and peripherals activities will resume after 4 cycles expire. If the main external oscillator was used, the code execution will resume when 4096 cycles expire.

The customers need to reconfigure the PLL and clock dividers accordingly.

#### 7.25.4.3 Power-down mode

Power-down mode does everything that Sleep mode does, but also turns off the IRC oscillator and the flash memory. This saves more power, but requires waiting for resumption of flash operation before execution of code or data access in the flash memory can be accomplished.

On the wake-up from Power-down mode, if the IRC was used before entering Power-down mode, it will take IRC 60 μs to start-up. After this 4 IRC cycles will expire before the code execution can then be resumed if the code was running from SRAM. In


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

the meantime, the flash wake-up timer then counts 4 MHz IRC clock cycles to make the 100 μs flash start-up time. When it times out, access to the flash will be allowed. The customers need to reconfigure the PLL and clock dividers accordingly.

#### 7.25.4.4 Deep power-down mode

Deep power-down mode is similar to the Power-down mode, but now the on-chip regulator that supplies power to the internal logic is also shut off. This produces the lowest possible power consumption without removing power from the entire chip. Since the Deep power-down mode shuts down the on-chip logic power supply, there is no register or memory retention, and resumption of operation involves the same activities as a full chip reset.

If power is supplied to the LPC2458 during Deep power-down mode, wake-up can be caused by the RTC Alarm interrupt or by external Reset.

While in Deep power-down mode, external device power may be removed. In this case, the LPC2458 will start up when external power is restored.

Essential data may be retained through Deep power-down mode (or through complete powering off of the chip) by storing data in the Battery RAM, as long as the external power to the VBAT pin is maintained.

#### 7.25.4.5 Power domains

The LPC2458 provides two independent power domains that allow the bulk of the device to have power removed while maintaining operation of the RTC and the Battery RAM.

On the LPC2458, I/O pads are powered by the 3.3 V ($V_{DD(3V3)}$) pins, while the $V_{DD(DCDC)(3V3)}$ pins power the on-chip DC-to-DC converter which in turn provides power to the CPU and most of the peripherals.

Although both the I/O pad ring and the core require a 3.3 V supply, different powering schemes can be used depending on the actual application requirements.

The first option assumes that power consumption is not a concern and the design ties the $V_{DD(3V3)}$ and $V_{DD(DCDC)(3V3)}$ pins together. This approach requires only one 3.3 V power supply for both pads, the CPU, and peripherals. While this solution is simple, it does not support powering down the I/O pad ring “on the fly” while keeping the CPU and peripherals alive.

The second option uses two power supplies; a 3.3 V supply for the I/O pads ($V_{DD(3V3)}$) and a dedicated 3.3 V supply for the CPU ($V_{DD(DCDC)(3V3)}$). Having the on-chip DC-DC converter powered independently from the I/O pad ring enables shutting down of the I/O pad power supply “on the fly”, while the CPU and peripherals stay active.

The VBAT pin supplies power only to the RTC and the Battery RAM. These two functions require a minimum of power to operate, which can be supplied by an external battery. When the CPU and the rest of chip functions are stopped and power removed, the RTC can supply an alarm output that may be used by external hardware to restore chip power and resume operation.


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

## 7.26 System control

### 7.26.1 Reset

Reset has four sources on the LPC2458: the $\overline{\text{RESET}}$ pin, the Watchdog reset, power-on reset, and the BrownOut Detection (BOD) circuit. The $\overline{\text{RESET}}$ pin is a Schmitt trigger input pin. Assertion of chip Reset by any source, once the operating voltage attains a usable level, starts the Wake-up timer (see description in Section 7.25.3 “Wake-up timer”), causing reset to remain asserted until the external Reset is de-asserted, the oscillator is running, a fixed number of clocks have passed, and the flash controller has completed its initialization.

When the internal Reset is removed, the processor begins executing at address 0, which is initially the Reset vector mapped from the Boot Block. At that point, all of the processor and peripheral registers have been initialized to predetermined values.

### 7.26.2 Brownout detection

The LPC2458 includes 2-stage monitoring of the voltage on the $V_{DD(DCDC)(3V3)}$ pins. If this voltage falls below 2.95 V, the BOD asserts an interrupt signal to the Vectored Interrupt Controller. This signal can be enabled for interrupt in the Interrupt Enable Register in the VIC in order to cause a CPU interrupt; if not, software can monitor the signal by reading a dedicated status register.

The second stage of low-voltage detection asserts Reset to inactivate the LPC2458 when the voltage on the $V_{DD(DCDC)(3V3)}$ pins falls below 2.65 V. This Reset prevents alteration of the flash as operation of the various elements of the chip would otherwise become unreliable due to low voltage. The BOD circuit maintains this reset down below 1 V, at which point the power-on reset circuitry maintains the overall Reset.

Both the 2.95 V and 2.65 V thresholds include some hysteresis. In normal operation, this hysteresis allows the 2.95 V detection to reliably interrupt, or a regularly-executed event loop to sense the condition.

### 7.26.3 Code security (Code Read Protection - CRP)

This feature of the LPC2458 allows user to enable different levels of security in the system so that access to the on-chip flash and use of the JTAG and ISP can be restricted. When needed, CRP is invoked by programming a specific pattern into a dedicated flash location. IAP commands are not affected by the CRP.

There are three levels of the Code Read Protection.

CRP1 disables access to chip via the JTAG and allows partial flash update (excluding flash sector 0) using a limited set of the ISP commands. This mode is useful when CRP is required and flash field updates are needed but all sectors can not be erased.

CRP2 disables access to chip via the JTAG and only allows full flash erase and update using a reduced set of the ISP commands.

Running an application with level CRP3 selected fully disables any access to chip via the JTAG pins and the ISP. This mode effectively disables ISP override using P2[10] pin, too. It is up to the user’s application to provide (if needed) flash update mechanism using IAP calls or call reinvoke ISP command to enable flash update via UART0.


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

**CAUTION**

If level three Code Read Protection (CRP3) is selected, no future factory testing can be performed on the device.

### 7.26.4 AHB

The LPC2458 implements two AHB in order to allow the Ethernet block to operate without interference caused by other system activity. The primary AHB, referred to as AHB1, includes the Vectored Interrupt Controller, GPDMA controller, USB interface, and 16 kB SRAM.

The second AHB, referred to as AHB2, includes only the Ethernet block and an associated 16 kB SRAM. In addition, a bus bridge is provided that allows the secondary AHB to be a bus master on AHB1, allowing expansion of Ethernet buffer space into off-chip memory or unused space in memory residing on AHB1.

In summary, bus masters with access to AHB1 are the ARM7 itself, the USB block, the GPDMA function, and the Ethernet block (via the bus bridge from AHB2). Bus masters with access to AHB2 are the ARM7 and the Ethernet block.

### 7.26.5 External interrupt inputs

The LPC2458 includes up to 68 edge sensitive interrupt inputs combined with up to four level sensitive external interrupt inputs as selectable pin functions. The external interrupt inputs can optionally be used to wake up the processor from Power-down mode.

### 7.26.6 Memory mapping control

The memory mapping control alters the mapping of the interrupt vectors that appear at the beginning at address 0x0000 0000. Vectors may be mapped to the bottom of the Boot ROM, the SRAM, or external memory. This allows code running in different memory spaces to have control of the interrupts.

## 7.27 Emulation and debugging

The LPC2458 support emulation and debugging via a JTAG serial port. A trace port allows tracing program execution. Debugging and trace functions are multiplexed only with GPIOs on P2[0] to P2[9]. This means that all communication, timer, and interface peripherals residing on other pins are available during the development and debugging phase as they are when the application is run in the embedded system itself.

### 7.27.1 EmbeddedICE

The EmbeddedICE logic provides on-chip debug support. The debugging of the target system requires a host computer running the debugger software and an EmbeddedICE protocol convertor. The EmbeddedICE protocol convertor converts the Remote Debug Protocol commands to the JTAG data needed to access the ARM7TDMI-S core present on the target system.

The ARM core has a Debug Communication Channel (DCC) function built-in. The DCC allows a program running on the target to communicate with the host debugger or another separate host without stopping the program flow or even entering the debug state. The


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

DCC is accessed as a coprocessor 14 by the program running on the ARM7TDMI-S core. The DCC allows the JTAG port to be used for sending and receiving data without affecting the normal program flow. The DCC data and control registers are mapped in to addresses in the EmbeddedICE logic.

The JTAG clock (TCK) must be slower than $1/6$ of the CPU clock (CCLK) for the JTAG interface to operate.

### 7.27.2 Embedded trace

Since the LPC2458 have significant amounts of on-chip memories, it is not possible to determine how the processor core is operating simply by observing the external pins. The ETM provides real-time trace capability for deeply embedded processor cores. It outputs information about processor execution to a trace port. A software debugger allows configuration of the ETM using a JTAG interface and displays the trace information that has been captured.

The ETM is connected directly to the ARM core and not to the main AMBA system bus. It compresses the trace information and exports it through a narrow trace port. An external Trace Port Analyzer captures the trace information under software debugger control. The trace port can broadcast the Instruction trace information. Instruction trace (or PC trace) shows the flow of execution of the processor and provides a list of all the instructions that were executed. Instruction trace is significantly compressed by only broadcasting branch addresses as well as a set of status signals that indicate the pipeline status on a cycle by cycle basis. Trace information generation can be controlled by selecting the trigger resource. Trigger resources include address comparators, counters and sequencers. Since trace information is compressed the software debugger requires a static image of the code being executed. Self-modifying code can not be traced because of this restriction.

### 7.27.3 RealMonitor

RealMonitor is a configurable software module, developed by ARM Inc., which enables real-time debug. It is a lightweight debug monitor that runs in the background while users debug their foreground application. It communicates with the host using the DCC, which is present in the EmbeddedICE logic. The LPC2458 contain a specific configuration of RealMonitor software programmed into the on-chip ROM memory.


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

# 8. Limiting values

**Table 6. Limiting values**

*In accordance with the Absolute Maximum Rating System (IEC 60134).*[1]

| Symbol | Parameter | Conditions | | Min | Max | Unit |
|---|---|---|---|---|---|---|
| $V_{DD(3V3)}$ | supply voltage (3.3 V) | core and external rail | | 3.0 | 3.6 | V |
| $V_{DD(DCDC)(3V3)}$ | DC-to-DC converter supply voltage (3.3 V) | | | 3.0 | 3.6 | V |
| $V_{DDA}$ | analog 3.3 V pad supply voltage | | | −0.5 | +4.6 | V |
| $V_{i(VBAT)}$ | input voltage on pin VBAT | for the RTC | | −0.5 | +4.6 | V |
| $V_{i(VREF)}$ | input voltage on pin VREF | | | −0.5 | +4.6 | V |
| $V_{IA}$ | analog input voltage | on ADC related pins | | −0.5 | +5.1 | V |
| $V_I$ | input voltage | 5 V tolerant I/O pins; only valid when the $V_{DD(3V3)}$ supply voltage is present | [2] | −0.5 | +6.0 | V |
| | | other I/O pins | [2][3] | −0.5 | $V_{DD(3V3)}$ + 0.5 | V |
| $I_{DD}$ | supply current | per supply pin | [4] | - | 100 | mA |
| $I_{SS}$ | ground current | per ground pin | [4] | - | 100 | mA |
| $T_{stg}$ | storage temperature | non-operating | [5] | −65 | +150 | °C |
| $P_{tot(pack)}$ | total power dissipation (per package) | based on package heat transfer, not device power consumption | | - | 1.5 | W |
| $V_{ESD}$ | electrostatic discharge voltage | human body model; all pins | [6] | −2500 | +2500 | V |

[1] The following applies to the limiting values:

a) This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maximum.

b) Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to $V_{SSIO}$/$V_{SSCORE}$ unless otherwise noted.

[2] Including voltage on outputs in 3-state mode.

[3] Not to exceed 4.6 V.

[4] The peak current is limited to 25 times the corresponding maximum current.

[5] The maximum non-operating storage temperature is different than the temperature for required shelf life which should be determined based on required shelf lifetime. Please refer to the JEDEC spec (J-STD-033B.1) for further details.

[6] Human body model: equivalent to discharging a 100 pF capacitor through a 1.5 kΩ series resistor.


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

# 9. Thermal characteristics

The average chip junction temperature, $T_j$ (°C), can be calculated using the following equation:

$$T_j = T_{amb} + (P_D \times R_{th(j-a)}) \quad (1)$$

- $T_{amb}$ = ambient temperature (°C),
- $R_{th(j-a)}$ = the package junction-to-ambient thermal resistance (°C/W)
- $P_D$ = sum of internal and I/O power dissipation

The internal power dissipation is the product of $I_{DD}$ and $V_{DD}$. The I/O power dissipation of the I/O pins is often small and many times can be negligible. However it can be significant in some applications.

**Table 7. Thermal characteristics**

*$V_{DD}$ = 3.0 V to 3.6 V; $T_{amb}$ = −40 °C to +85 °C unless otherwise specified*

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|---|---|---|---|---|---|---|
| $T_{j(max)}$ | maximum junction temperature | | - | - | 125 | °C |

**Table 8. Thermal resistance value (C/W): ±15 %**

*$V_{DD}$ = 3.0 V to 3.6 V; $T_{amb}$ = −40 °C to +85 °C unless otherwise specified*

| TFBGA180 | |
|---|---|
| **θja** | |
| **JEDEC (4.5 in × 4 in)** | |
| 0 m/s | 45.5 |
| 1 m/s | 38.3 |
| 2.5 m/s | 33.8 |
| **8-layer (4.5 in × 3 in)** | |
| 0 m/s | 38 |
| 1 m/s | 33.5 |
| 2.5 m/s | 29.8 |
| θjc | 8.9 |
| θjb | 12 |


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

# 10. Static characteristics

**Table 9. Static characteristics**

*$T_{amb}$ = −40 °C to +85 °C for commercial applications, unless otherwise specified.*

| Symbol | Parameter | Conditions | | Min | Typ[1] | Max | Unit |
|---|---|---|---|---|---|---|---|
| $V_{DD(3V3)}$ | supply voltage (3.3 V) | core and external rail | | 3.0 | 3.3 | 3.6 | V |
| $V_{DD(DCDC)(3V3)}$ | DC-to-DC converter supply voltage (3.3 V) | | | 3.0 | 3.3 | 3.6 | V |
| $V_{DDA}$ | analog 3.3 V pad supply voltage | | | 3.0 | 3.3 | 3.6 | V |
| $V_{i(VBAT)}$ | input voltage on pin VBAT | | [2] | 2.0 | 3.3 | 3.6 | V |
| $V_{i(VREF)}$ | input voltage on pin VREF | | | 2.5 | 3.3 | $V_{DDA}$ | V |
| $I_{DD(DCDC)act(3V3)}$ | active mode DC-to-DC converter supply current (3.3 V) | $V_{DD(DCDC)(3V3)}$ = 3.3 V; $T_{amb}$ = 25 °C; code `while(1){}` executed from flash; no peripherals enabled; PCLK = CCLK | | | | | |
| | | CCLK = 10 MHz | | - | 15 | - | mA |
| | | CCLK = 72 MHz | | - | 63 | - | mA |
| | | all peripherals enabled; PCLK = CCLK / 8 | | | | | |
| | | CCLK = 10 MHz | | - | 21 | - | mA |
| | | CCLK = 72 MHz | | - | 92 | - | mA |
| | | all peripherals enabled; PCLK = CCLK | | | | | |
| | | CCLK = 10 MHz | | - | 27 | - | mA |
| | | CCLK = 72 MHz | | - | 125 | - | mA |
| $I_{DD(DCDC)pd(3V3)}$ | Power-down mode DC-to-DC converter supply current (3.3 V) | $V_{DD(DCDC)(3V3)}$ = 3.3 V; $T_{amb}$ = 25 °C | [3] | - | 113 | - | µA |
| $I_{DD(DCDC)dpd(3V3)}$ | Deep power-down mode DC-to-DC converter supply current (3.3 V) | | [3] | - | 20 | - | µA |
| $I_{BATact}$ | active mode battery supply current | | [4] | - | 20 | - | µA |
| $I_{BAT}$ | battery supply current | Deep power-down mode | [3] | - | 20 | - | µA |


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

**Table 9. Static characteristics** *...continued*

*$T_{amb}$ = −40 °C to +85 °C for commercial applications, unless otherwise specified.*

| Symbol | Parameter | Conditions | | Min | Typ[1] | Max | Unit |
|---|---|---|---|---|---|---|---|
| **Standard port pins, RESET, RTCK** | | | | | | | |
| $I_{IL}$ | LOW-level input current | $V_I$ = 0 V; no pull-up | | - | - | 3 | µA |
| $I_{IH}$ | HIGH-level input current | $V_I = V_{DD(3V3)}$; no pull-down | | - | - | 3 | µA |
| $I_{OZ}$ | OFF-state output current | $V_O$ = 0 V; $V_O = V_{DD(3V3)}$; no pull-up/down | | - | - | 3 | µA |
| $I_{latch}$ | I/O latch-up current | $-(0.5V_{DD(3V3)}) < V_I < (1.5V_{DD(3V3)})$; $T_j$ < 125 °C | | - | - | 100 | mA |
| $V_I$ | input voltage | pin configured to provide a digital function | [5][6][7][8] | 0 | - | 5.5 | V |
| $V_O$ | output voltage | output active | | 0 | - | $V_{DD(3V3)}$ | V |
| $V_{IH}$ | HIGH-level input voltage | | | 2.0 | - | - | V |
| $V_{IL}$ | LOW-level input voltage | | | - | - | 0.8 | V |
| $V_{hys}$ | hysteresis voltage | | | 0.4 | - | - | V |
| $V_{OH}$ | HIGH-level output voltage | $I_{OH}$ = −4 mA | [9] | $V_{DD(3V3)}$ − 0.4 | - | - | V |
| $V_{OL}$ | LOW-level output voltage | $I_{OL}$ = −4 mA | [9] | - | - | 0.4 | V |
| $I_{OH}$ | HIGH-level output current | $V_{OH} = V_{DD(3V3)}$ − 0.4 V | [9] | −4 | - | - | mA |
| $I_{OL}$ | LOW-level output current | $V_{OL}$ = 0.4 V | [9] | 4 | - | - | mA |
| $I_{OHS}$ | HIGH-level short-circuit output current | $V_{OH}$ = 0 V | [10] | - | - | −45 | mA |
| $I_{OLS}$ | LOW-level short-circuit output current | $V_{OL} = V_{DDA}$ | [10] | - | - | 50 | mA |
| $I_{pd}$ | pull-down current | $V_I$ = 5 V | [11] | 10 | 50 | 150 | µA |
| $I_{pu}$ | pull-up current | $V_I$ = 0 V | | −15 | −50 | −85 | µA |
| | | $V_{DD(3V3)} < V_I$ < 5 V | [11] | 0 | 0 | 0 | µA |
| **$I^2C$-bus pins (P0[27] and P0[28])** | | | | | | | |
| $V_{IH}$ | HIGH-level input voltage | | | $0.7V_{DD(3V3)}$ | - | - | V |
| $V_{IL}$ | LOW-level input voltage | | | - | - | $0.3V_{DD(3V3)}$ | V |
| $V_{hys}$ | hysteresis voltage | | | - | $0.05V_{DD(3V3)}$ | - | V |
| $V_{OL}$ | LOW-level output voltage | $I_{OLS}$ = 3 mA | [9] | - | - | 0.4 | V |
| $I_{LI}$ | input leakage current | $V_I = V_{DD(3V3)}$ | [12] | - | 2 | 4 | µA |
| | | $V_I$ = 5 V | | - | 10 | 22 | µA |


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

**Table 9. Static characteristics** *...continued*

*$T_{amb}$ = −40 °C to +85 °C for commercial applications, unless otherwise specified.*

| Symbol | Parameter | Conditions | Min | Typ[1] | Max | Unit |
|---|---|---|---|---|---|---|
| **Oscillator pins** | | | | | | |
| $V_{i(XTAL1)}$ | input voltage on pin XTAL1 | | −0.5 | 1.8 | 1.95 | V |
| $V_{o(XTAL2)}$ | output voltage on pin XTAL2 | | −0.5 | 1.8 | 1.95 | V |
| $V_{i(RTCX1)}$ | input voltage on pin RTCX1 | | −0.5 | 1.8 | 1.95 | V |
| $V_{o(RTCX2)}$ | output voltage on pin RTCX2 | | −0.5 | 1.8 | 1.95 | V |
| **USB pins** | | | | | | |
| $I_{OZ}$ | OFF-state output current | 0 V < $V_I$ < 3.3 V | - | - | ±10 | µA |
| $V_{BUS}$ | bus supply voltage | | - | - | 5.25 | V |
| $V_{DI}$ | differential input sensitivity voltage | \|(D+) − (D−)\| | 0.2 | - | - | V |
| $V_{CM}$ | differential common mode voltage range | includes $V_{DI}$ range | 0.8 | - | 2.5 | V |
| $V_{th(rs)se}$ | single-ended receiver switching threshold voltage | | 0.8 | - | 2.0 | V |
| $V_{OL}$ | LOW-level output voltage for low-/full-speed | $R_L$ of 1.5 kΩ to 3.6 V | - | - | 0.18 | V |
| $V_{OH}$ | HIGH-level output voltage (driven) for low-/full-speed | $R_L$ of 15 kΩ to GND | 2.8 | - | 3.5 | V |
| $C_{trans}$ | transceiver capacitance | pin to GND | - | - | 20 | pF |
| $Z_{DRV}$ | driver output impedance for driver which is not high-speed capable | with 33 Ω series resistor; steady state drive [13] | 36 | - | 44.1 | Ω |

[1] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages

[2] The RTC typically fails when $V_{i(VBAT)}$ drops below 1.6 V.

[3] $V_{DD(DCDC)(3V3)}$ = 3.3 V; $V_{DD(3V3)}$ = 3.3 V; $V_{i(VBAT)}$ = 3.3 V; $T_{amb}$ = 25 °C.

[4] On pin VBAT.

[5] Including voltage on outputs in 3-state mode.

[6] $V_{DD(3V3)}$ supply voltages must be present.

[7] 3-state outputs go into 3-state mode when $V_{DD(3V3)}$ is grounded.

[8] Please also see the errata note mentioned in errata sheet.

[9] Accounts for 100 mV voltage drop in all supply lines.

[10] Allowed as long as the current limit does not exceed the maximum current allowed by the device.

[11] Minimum condition for $V_I$ = 4.5 V, maximum condition for $V_I$ = 5.5 V.

[12] To $V_{SSIO}$.

[13] Includes external resistors of 33 Ω ± 1 % on D+ and D−.


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

## 10.1 Power-down mode




$V_{i(VBAT)} = V_{DD(DCDC)(3V3)} = 3.3$ V; $T_{amb} = 25$ °C.

**Fig 4. I/O maximum supply current $I_{DD(IO)}$ versus temperature in Power-down mode**




$V_{DD(3V3)} = V_{DD(DCDC)(3V3)} = 3.3$ V; $T_{amb} = 25$ °C.

**Fig 5. RTC battery maximum supply current $I_{BAT}$ versus temperature in Power-down mode**


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.




$V_{DD(3V3)} = V_{i(VBAT)} = 3.3$ V; $T_{amb} = 25$ °C.

**Fig 6. Total DC-to-DC converter supply current $I_{DD(DCDC)pd(3V3)}$ at different temperatures in Power-down mode**

## 10.2 Deep power-down mode




$V_{DD(3V3)} = V_{DD(DCDC)(3V3)} = 3.3$ V; $T_{amb} = 25$ °C.

**Fig 7. I/O maximum supply current $I_{DD(IO)}$ versus temperature in Deep power-down mode**


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.




$V_{DD(3V3)} = V_{DD(DCDC)(3V3)} = 3.3$ V; $T_{amb} = 25$ °C

**Fig 8. RTC battery maximum supply current $I_{BAT}$ versus temperature in Deep power-down mode**




$V_{DD(3V3)} = V_{i(VBAT)} = 3.3$ V; $T_{amb} = 25$ °C.

**Fig 9. Total DC-to-DC converter maximum supply current $I_{DD(DCDC)dpd(3V3)}$ versus temperature in Deep power-down mode**


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

## 10.3 Electrical pin characteristics




Conditions: $V_{DD(3V3)}$ = 3.3 V; standard port pins.

**Fig 10. Typical HIGH-level output voltage $V_{OH}$ versus HIGH-level output source current $I_{OH}$**




Conditions: $V_{DD(3V3)}$ = 3.3 V; standard port pins.

**Fig 11. Typical LOW-level output current $I_{OL}$ versus LOW-level output voltage $V_{OL}$**


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

# 11. Dynamic characteristics

**Table 10. Dynamic characteristics**

*$T_{amb}$ = −40 °C to +85 °C for commercial applications; $V_{DD(3V3)}$ over specified ranges.*[1]

| Symbol | Parameter | Conditions | Min | Typ[2] | Max | Unit |
|---|---|---|---|---|---|---|
| **External clock** | | | | | | |
| $f_{osc}$ | oscillator frequency | | 1 | - | 25 | MHz |
| $T_{cy(clk)}$ | clock cycle time | | 40 | - | 1000 | ns |
| $t_{CHCX}$ | clock HIGH time | | $T_{cy(clk)} \times 0.4$ | - | - | ns |
| $t_{CLCX}$ | clock LOW time | | $T_{cy(clk)} \times 0.4$ | - | - | ns |
| $t_{CLCH}$ | clock rise time | | - | - | 5 | ns |
| $t_{CHCL}$ | clock fall time | | - | - | 5 | ns |
| **$I^2C$-bus pins (P0[27] and P0[28])** | | | | | | |
| $t_{f(o)}$ | output fall time | $V_{IH}$ to $V_{IL}$ | $20 + 0.1 \times C_b$[3] | - | - | ns |
| **SSP interface** | | | | | | |
| $t_{su(SPI_MISO)}$ | SPI_MISO set-up time | $T_{amb}$ = 25 °C; measured in SPI Master mode; see Figure 16 | - | 11 | - | ns |

[1] Parameters are valid over operating temperature range unless otherwise specified.

[2] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.

[3] Bus capacitance $C_b$ in pF, from 10 pF to 400 pF.




**Fig 12. External clock timing (with an amplitude of at least $V_{i(RMS)}$ = 200 mV)**


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

## 11.1 Internal oscillators

**Table 11. Dynamic characteristic: Internal oscillators**
*$T_{amb}$ = −40 °C to +85 °C; 3.0 V ≤ $V_{DD(3V3)}$ ≤ 3.6 V.*[1]

| Symbol | Parameter | Conditions | Min | Typ[2] | Max | Unit |
|---|---|---|---|---|---|---|
| $f_{osc(RC)}$ | internal RC oscillator frequency | - | 3.96 | 4.02 | 4.04 | MHz |
| $f_{i(RTC)}$ | RTC input frequency | - | - | 32.768 | - | kHz |

[1] Parameters are valid over operating temperature range unless otherwise specified.

[2] Typical ratings are not guaranteed. The values listed are at room temperature (25 °C), nominal supply voltages.

## 11.2 I/O pins

**Table 12. Dynamic characteristic: I/O pins**[1]
*$T_{amb}$ = −40 °C to +85 °C; $V_{DD(3V3)}$ over specified ranges.*

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|---|---|---|---|---|---|---|
| $t_r$ | rise time | pin configured as output | 3.0 | - | 5.0 | ns |
| $t_f$ | fall time | pin configured as output | 2.5 | - | 5.0 | ns |

[1] Applies to standard I/O pins and $\overline{\text{RESET}}$ pin.

## 11.3 USB interface

**Table 13. Dynamic characteristics of USB pins**
*$C_L$ = 50 pF; $R_{pu}$ = 1.5 kΩ on D+ to $V_{DD(3V3)}$, unless otherwise specified.*

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|---|---|---|---|---|---|---|
| $t_r$ | rise time | 10 % to 90 % | 8.5 | - | 13.8 | ns |
| $t_f$ | fall time | 10 % to 90 % | 7.7 | - | 13.7 | ns |
| $t_{FRFM}$ | differential rise and fall time matching | $t_r$ / $t_f$ | - | - | 109 | % |
| $V_{CRS}$ | output signal crossover voltage | | 1.3 | - | 2.0 | V |
| $t_{FEOPT}$ | source SE0 interval of EOP | see Figure 15 | 160 | - | 175 | ns |
| $t_{FDEOP}$ | source jitter for differential transition to SE0 transition | see Figure 15 | −2 | - | +5 | ns |
| $t_{JR1}$ | receiver jitter to next transition | | −18.5 | - | +18.5 | ns |
| $t_{JR2}$ | receiver jitter for paired transitions | 10 % to 90 % | −9 | - | +9 | ns |
| $t_{EOPR1}$ | EOP width at receiver | must reject as EOP; see Figure 15 | [1] 40 | - | - | ns |
| $t_{EOPR2}$ | EOP width at receiver | must accept as EOP; see Figure 15 | [1] 82 | - | - | ns |

[1] Characterized but not implemented as production test. Guaranteed by design.


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

## 11.4 Flash memory

**Table 14. Dynamic characteristics of flash**

*$T_{amb}$ = −40 °C to +85 °C, unless otherwise specified; $V_{DD(3V3)}$ = 3.0 V to 3.6 V; all voltages are measured with respect to ground.*

| Symbol | Parameter | Conditions | | Min | Typ | Max | Unit |
|---|---|---|---|---|---|---|---|
| $N_{endu}$ | endurance | | [1] | 10000 | 100000 | - | cycles |
| $t_{ret}$ | retention time | powered; < 100 cycles | [2] | 10 | - | - | years |
| | | unpowered; < 100 cycles | | 20 | - | - | years |
| $t_{er}$ | erase time | sector or multiple consecutive sectors | | 95 | 100 | 105 | ms |
| $t_{prog}$ | programming time | | [2] | 0.95 | 1 | 1.05 | ms |

[1] Number of program/erase cycles.

[2] Programming times are given for writing 256 bytes from RAM to the flash. Data must be written to the flash in blocks of 256 bytes.


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

## 11.5 Static external memory interface

**Table 15. Dynamic characteristics: Static external memory interface**

*$C_L$ = 30 pF, $T_{amb}$ = −40 °C to 85 °C, $V_{DD(DCDC)(3V3)}$ = $V_{DD(3V3)}$ = 3.0 V to 3.6 V*

| Symbol | Parameter | Conditions | Min | Typ | Max |
|---|---|---|---|---|---|
| **Common to read and write cycles**[1] | | | | | |
| $t_{CSLAV}$ | $\overline{CS}$ LOW to address valid time | | −0.29 | 0.20 | 2.54 |
| **Read cycle parameters**[1][2] | | | | | |
| $t_{OELAV}$ | $\overline{OE}$ LOW to address valid time | | −0.29 | 0.20 | 2.54 |
| $t_{CSLOEL}$ | $\overline{CS}$ LOW to $\overline{OE}$ LOW time | | −0.78 + $T_{cy(CCLK)}$ × WAITOEN | 0 + $T_{cy(CCLK)}$ × WAITOEN | 0.49 |
| $t_{am}$ | memory access time | [3][4] | (WAITRD − WAITOEN + 1) × $T_{cy(CCLK)}$ − 12.70 | (WAITRD − WAITOEN + 1) × $T_{cy(CCLK)}$ − 9.57 | (WAI $T_{cy(C}$ |
| $t_{h(D)}$ | data input hold time | [5] | 0 | - | - |
| $t_{CSHOEH}$ | $\overline{CS}$ HIGH to $\overline{OE}$ HIGH time | | −0.49 | 0 | 0.20 |
| $t_{OEHANV}$ | $\overline{OE}$ HIGH to address invalid time | | −0.20 | 0.20 | 2.44 |
| $t_{OELOEH}$ | $\overline{OE}$ LOW to $\overline{OE}$ HIGH time | | −0.59 + (WAITRD − WAITOEN + 1) × $T_{cy(CCLK)}$ | 0 + (WAITRD − WAITOEN + 1) × $T_{cy(CCLK)}$ | 0.10 WAI |
| $t_{BLSLAV}$ | $\overline{BLS}$ LOW to address valid time | | −0.39 | 0 | 2.54 |
| $t_{CSHBLSH}$ | $\overline{CS}$ HIGH to $\overline{BLS}$ HIGH time | | −0.88 | 0.49 | 0.68 |
| **Write cycle parameters**[1][6] | | | | | |
| $t_{CSLWEL}$ | $\overline{CS}$ LOW to $\overline{WE}$ LOW time | | −0.88 + $T_{cy(CCLK)}$ × (1 + WAITWEN) | 0.10 + $T_{cy(CCLK)}$ × (1 + WAITWEN) | 0.20 WAI |
| $t_{CSLBLSL}$ | $\overline{CS}$ LOW to $\overline{BLS}$ LOW time | | −0.88 | 0.49 | 0.98 |
| $t_{WELDV}$ | $\overline{WE}$ LOW to data valid time | | 0.68 | 2.54 | 5.86 |
| $t_{CSLDV}$ | $\overline{CS}$ LOW to data valid time | | 0 | 2.64 | 4.79 |
| $t_{WELWEH}$ | $\overline{WE}$ LOW to $\overline{WE}$ HIGH time | [3] | −0.78 + $T_{cy(CCLK)}$ × (WAITWR − WAITWEN + 1) | 0 + $T_{cy(CCLK)}$ × (WAITWR − WAITWEN + 1) | 0.10 (WAI |
| $t_{BLSLBLSH}$ | $\overline{BLS}$ LOW to $\overline{BLS}$ HIGH time | [3] | −0.88 + $T_{cy(CCLK)}$ × (WAITWR − WAITWEN + 3) | 0 + $T_{cy(CCLK)}$ × (WAITWR − WAITWEN + 3) | 0.59 (WAI |
| $t_{WEHANV}$ | $\overline{WE}$ HIGH to address invalid time | [3] | 0 + $T_{cy(CCLK)}$ | 0.20 + $T_{cy(CCLK)}$ | 2.74 |


All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.

**Table 15. Dynamic characteristics: Static external memory interface** *...continued*

*$C_L$ = 30 pF, $T_{amb}$ = −40 °C to 85 °C, $V_{DD(DCDC)(3V3)}$ = $V_{DD(3V3)}$ = 3.0 V to 3.6 V*

| Symbol | Parameter | Conditions | | Min | Typ | Max |
|---|---|---|---|---|---|---|
| $t_{WEHDNV}$ | $\overline{WE}$ HIGH to data invalid time | | [3] | 0.78 + $T_{cy(CCLK)}$ | 2.54 + $T_{cy(CCLK)}$ | 5.96 |
| $t_{BLSHANV}$ | $\overline{BLS}$ HIGH to address invalid time | | [3] | −0.29 | 0.20 | 2.54 |
| $t_{BLSHDNV}$ | $\overline{BLS}$ HIGH to data invalid time | | [3] | 0 | 2.54 | 5.37 |

[1] $V_{OH}$ = 2.5 V, $V_{OL}$ = 0.2 V.

[2] $V_{IH}$ = 2.5 V, $V_{IL}$ = 0.5 V.

[3] $T_{cy(CCLK)} = {}^{1}/_{CCLK}$.

[4] Latest of address valid, $\overline{CS}$ LOW, $\overline{OE}$ LOW to data valid.

[5] Earliest of $\overline{CS}$ HIGH, $\overline{OE}$ HIGH, address change to data invalid.

[6] Byte lane state bit (PB) = 1.



All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

## 11.6 Dynamic external memory interface

**Table 16. Dynamic characteristics: Dynamic external memory interface**

*$C_L$ = 30 pF, $T_{amb}$ = −40 °C to 85 °C, $V_{DD(DCDC)(3V3)}$ = $V_{DD(3V3)}$ = 3.0 V to 3.6 V, EMC Dynamic Read Config Register = 0x0 (RD = 00)*

| Symbol | Parameter | Conditions | | Min | Typ | Max | Unit |
|---|---|---|---|---|---|---|---|
| **Common** | | | | | | | |
| $t_{d(SV)}$ | chip select valid delay time | | [1] | - | 1.05 | 1.76 | ns |
| $t_{h(S)}$ | chip select hold time | | [1] | 0.1 | 1.02 | - | ns |
| $t_{d(RASV)}$ | row address strobe valid delay time | | [1] | - | 1.51 | 1.95 | ns |
| $t_{h(RAS)}$ | row address strobe hold time | | [1] | 0.5 | 1.51 | - | ns |
| $t_{d(CASV)}$ | column address strobe valid delay time | | [1] | - | 0.98 | 1.27 | ns |
| $t_{h(CAS)}$ | column address strobe hold time | | [1] | 0.1 | 0.97 | - | ns |
| $t_{d(WV)}$ | write valid delay time | | [1] | - | 0.84 | 1.95 | ns |
| $t_{h(W)}$ | write hold time | | [1] | 0.1 | 0.84 | - | ns |
| $t_{d(GV)}$ | output enable valid delay time | | [1] | - | 0.95 | 1.86 | ns |
| $t_{h(G)}$ | output enable hold time | | [1] | 0.1 | 1 | - | ns |
| $t_{d(AV)}$ | address valid delay time | | [1] | - | 0.87 | 1.95 | ns |
| $t_{h(A)}$ | address hold time | | [1] | 0.1 | 0.81 | - | ns |
| **Read cycle parameters** | | | | | | | |
| $t_{su(D)}$ | data input set-up time | | [1] | 0.51 | 2.24 | - | ns |
| $t_{h(D)}$ | data input hold time | | [1] | 0.57 | 2.41 | - | ns |
| **Write cycle parameters** | | | | | | | |
| $t_{d(QV)}$ | data output valid delay time | | [1] | - | 2.65 | 4.36 | ns |
| $t_{h(Q)}$ | data output hold time | | [1] | 0.49 | 2.61 | - | ns |

[1] See Figure 17.


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

**Table 17. Dynamic characteristics: Dynamic external memory interface**

*$C_L$ = 30 pF on all pins, $T_{amb}$ = −40 °C to 85 °C, $V_{DD(DCDC)(3V3)}$ = $V_{DD(3V3)}$ = 3.3 V, EMC Dynamic Read Config Register = 0x1 (RD = 01), $T_{cy(CCLK)}$ = 1/CCLK*

| Symbol | Parameter | Conditions | | Min | Typ | Max | Unit |
|---|---|---|---|---|---|---|---|
| **Common** | | | | | | | |
| $t_{d(SV)}$ | chip select valid delay time | | [1] | - | $-3 + T_{cy(CCLK)}$ | $-1.5 + T_{cy(CCLK)}$ | ns |
| $t_{h(S)}$ | chip select hold time | | [1] | $-4 + T_{cy(CCLK)}$ | $-3 + T_{cy(CCLK)}$ | - | ns |
| $t_{d(RASV)}$ | row address strobe valid delay time | | [1] | - | $-3 + T_{cy(CCLK)}$ | $-1.5 + T_{cy(CCLK)}$ | ns |
| $t_{h(RAS)}$ | row address strobe hold time | | [1] | $-3 + T_{cy(CCLK)}$ | $-2.3 + T_{cy(CCLK)}$ | - | ns |
| $t_{d(CASV)}$ | column address strobe valid delay time | | [1] | - | $-3.4 + T_{cy(CCLK)}$ | $-2.1 + T_{cy(CCLK)}$ | ns |
| $t_{h(CAS)}$ | column address strobe hold time | | [1] | $-4 + T_{cy(CCLK)}$ | $-3 + T_{cy(CCLK)}$ | - | ns |
| $t_{d(WV)}$ | write valid delay time | | [1] | - | $-3.4 + T_{cy(CCLK)}$ | $-2.1 + T_{cy(CCLK)}$ | ns |
| $t_{h(W)}$ | write hold time | | [1] | $-4 + T_{cy(CCLK)}$ | $-3 + T_{cy(CCLK)}$ | - | ns |
| $t_{d(GV)}$ | output enable valid delay time | | [1] | - | $-3 + T_{cy(CCLK)}$ | $-1.3 + T_{cy(CCLK)}$ | ns |
| $t_{h(G)}$ | output enable hold time | | [1] | $-4 + T_{cy(CCLK)}$ | $-2.1 + T_{cy(CCLK)}$ | - | ns |
| $t_{d(AV)}$ | address valid delay time | | [1] | - | $-2.6 + T_{cy(CCLK)}$ | $-1.4 + T_{cy(CCLK)}$ | ns |
| $t_{h(A)}$ | address hold time | | [1] | $-4 + T_{cy(CCLK)}$ | $-2.3 + T_{cy(CCLK)}$ | - | ns |
| **Read cycle parameters** | | | | | | | |
| $t_{su(D)}$ | data input set-up time | | [1] | $-2.6 + T_{cy(CCLK)}$ | $-1.5 + T_{cy(CCLK)}$ | - | ns |
| $t_{h(D)}$ | data input hold time | | [1] | $-2.6 + T_{cy(CCLK)}$ | $-1.3 + T_{cy(CCLK)}$ | - | ns |
| **Write cycle parameters** | | | | | | | |
| $t_{d(QV)}$ | data output valid delay time | | [1] | - | $2.6 + T_{cy(CCLK)}/2$ | $4.8 + T_{cy(CCLK)}/2$ | ns |
| $t_{h(Q)}$ | data output hold time | | [1] | $-3.8 + T_{cy(CCLK)}$ | $-3.4 + T_{cy(CCLK)}$ | - | ns |

[1] See Figure 17.


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

## 11.7 Timing




**Fig 13. External memory read access**




**Fig 14. External memory write access**


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.




**Fig 15. Differential data-to-EOP transition skew and EOP width**




**Fig 16. MISO line set-up time in SSP Master mode**




**Fig 17. Signal timing**


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

# 12. ADC electrical characteristics

**Table 18. ADC static characteristics**

*$V_{DDA}$ = 2.5 V to 3.6 V; $T_{amb}$ = −40 °C to +85 °C unless otherwise specified; ADC frequency 4.5 MHz.*

| Symbol | Parameter | Conditions | | Min | Typ | Max | Unit |
|---|---|---|---|---|---|---|---|
| $V_{IA}$ | analog input voltage | | | 0 | - | $V_{DDA}$ | V |
| $C_{ia}$ | analog input capacitance | | | - | - | 1 | pF |
| $E_D$ | differential linearity error | | [1][2][3] | - | - | ±1 | LSB |
| $E_{L(adj)}$ | integral non-linearity | | [1][4] | - | - | ±2 | LSB |
| $E_O$ | offset error | | [1][5] | - | - | ±3 | LSB |
| $E_G$ | gain error | | [1][6] | - | - | ±0.5 | % |
| $E_T$ | absolute error | | [1][7] | - | - | ±4 | LSB |
| $R_{vsi}$ | voltage source interface resistance | | [8] | - | - | 40 | kΩ |

[1] Conditions: $V_{SSA}$ = 0 V, $V_{DDA}$ = 3.3 V.

[2] The ADC is monotonic, there are no missing codes.

[3] The differential linearity error ($E_D$) is the difference between the actual step width and the ideal step width. See Figure 18.

[4] The integral non-linearity ($E_{L(adj)}$) is the peak difference between the center of the steps of the actual and the ideal transfer curve after appropriate adjustment of gain and offset errors. See Figure 18.

[5] The offset error ($E_O$) is the absolute difference between the straight line which fits the actual curve and the straight line which fits the ideal curve. See Figure 18.

[6] The gain error ($E_G$) is the relative difference in percent between the straight line fitting the actual transfer curve after removing offset error, and the straight line which fits the ideal transfer curve. See Figure 18.

[7] The absolute error ($E_T$) is the maximum difference between the center of the steps of the actual transfer curve of the non-calibrated ADC and the ideal transfer curve. See Figure 18.

[8] See Figure 19.


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.




(1) Example of an actual transfer curve.

(2) The ideal transfer curve.

(3) Differential linearity error ($E_D$).

(4) Integral non-linearity ($E_{L(adj)}$).

(5) Center of a step of the actual transfer curve.

**Fig 18. ADC characteristics**


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.




**Fig 19. Suggested ADC interface - LPC2458 AD0[y] pin**


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

# 13. DAC electrical characteristics

**Table 19. DAC electrical characteristics**

*$V_{DDA}$ = 3.0 V to 3.6 V; $T_{amb}$ = −40 °C to +85 °C unless otherwise specified*

| Symbol | Parameter | Conditions | Min | Typ | Max | Unit |
|---|---|---|---|---|---|---|
| $E_D$ | differential linearity error | | - | ±1 | - | LSB |
| $E_{L(adj)}$ | integral non-linearity | | - | ±1.5 | - | LSB |
| $E_O$ | offset error | | - | 0.6 | - | % |
| $E_G$ | gain error | | - | 0.6 | - | % |
| $C_L$ | load capacitance | | - | 200 | - | pF |
| $R_L$ | load resistance | | 1 | - | - | kΩ |


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

# 14. Application information

## 14.1 Suggested USB interface solutions




**Fig 20. LPC2458 USB interface on a self-powered device**




**Fig 21. LPC2458 USB interface on a bus-powered device**


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.




**Fig 22. LPC2458 USB OTG port configuration: USB port 1 OTG dual-role device, USB port 2 host**


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.




**Fig 23. LPC2458 USB OTG port configuration: VP_VM mode**


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.




**Fig 24. LPC2458 USB OTG port configuration: USB port 2 device, USB port 1 host**


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.




**Fig 25. LPC2458 USB OTG port configuration: USB port 1 host, USB port 2 host**

## 14.2 Crystal oscillator XTAL input and component selection

The input voltage to the on-chip oscillators is limited to 1.8 V. If the oscillator is driven by a clock in slave mode, it is recommended that the input be coupled through a capacitor with $C_i$ = 100 pF. To limit the input voltage to the specified range, choose an additional capacitor to ground $C_g$ which attenuates the input voltage by a factor $C_i$ / ($C_i$ + $C_g$). In slave mode, a minimum of 200 mV (RMS) is needed.




**Fig 26. Slave mode operation of the on-chip oscillator**


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

In slave mode the input clock signal should be coupled by means of a capacitor of 100 pF (Figure 26), with an amplitude between 200 mV (RMS) and 1000 mV (RMS). This corresponds to a square wave signal with a signal swing of between 280 mV and 1.4 V. The XTAL2 pin in this configuration can be left unconnected.

External components and models used in oscillation mode are shown in Figure 27 and in Table 20 and Table 21. Since the feedback resistance is integrated on chip, only a crystal and the capacitances $C_{X1}$ and $C_{X2}$ need to be connected externally in case of fundamental mode oscillation (the fundamental frequency is represented by L, $C_L$ and $R_S$). Capacitance $C_P$ in Figure 27 represents the parallel package capacitance and should not be larger than 7 pF. Parameters $F_{OSC}$, $C_L$, $R_S$ and $C_P$ are supplied by the crystal manufacturer.




**Fig 27. Oscillator modes and models: oscillation mode of operation and external crystal model used for $C_{X1}/C_{X2}$ evaluation**

**Table 20. Recommended values for $C_{X1}/C_{X2}$ in oscillation mode (crystal and external components parameters): low frequency mode**

| Fundamental oscillation frequency $F_{OSC}$ | Crystal load capacitance $C_L$ | Maximum crystal series resistance $R_S$ | External load capacitors $C_{X1}/C_{X2}$ |
|---|---|---|---|
| 1 MHz to 5 MHz | 10 pF | < 300 Ω | 18 pF, 18 pF |
| | 20 pF | < 300 Ω | 39 pF, 39 pF |
| | 30 pF | < 300 Ω | 57 pF, 57 pF |
| 5 MHz to 10 MHz | 10 pF | < 300 Ω | 18 pF, 18 pF |
| | 20 pF | < 200 Ω | 39 pF, 39 pF |
| | 30 pF | < 100 Ω | 57 pF, 57 pF |
| 10 MHz to 15 MHz | 10 pF | < 160 Ω | 18 pF, 18 pF |
| | 20 pF | < 60 Ω | 39 pF, 39 pF |
| 15 MHz to 20 MHz | 10 pF | < 80 Ω | 18 pF, 18 pF |


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

**Table 21. Recommended values for $C_{X1}/C_{X2}$ in oscillation mode (crystal and external components parameters): high frequency mode**

| Fundamental oscillation frequency $F_{OSC}$ | Crystal load capacitance $C_L$ | Maximum crystal series resistance $R_S$ | External load capacitors $C_{X1}$, $C_{X2}$ |
|---|---|---|---|
| 15 MHz to 20 MHz | 10 pF | < 180 Ω | 18 pF, 18 pF |
| | 20 pF | < 100 Ω | 39 pF, 39 pF |
| 20 MHz to 25 MHz | 10 pF | < 160 Ω | 18 pF, 18 pF |
| | 20 pF | < 80 Ω | 39 pF, 39 pF |

## 14.3 RTC 32 kHz oscillator component selection




**Fig 28. RTC oscillator modes and models: oscillation mode of operation and external crystal model used for $C_{X1}/C_{X2}$ evaluation**

The RTC external oscillator circuit is shown in Figure 28. Since the feedback resistance is integrated on chip, only a crystal, the capacitances $C_{X1}$ and $C_{X2}$ need to be connected externally to the microcontroller.

Table 22 gives the crystal parameters that should be used. $C_L$ is the typical load capacitance of the crystal and is usually specified by the crystal manufacturer. The actual $C_L$ influences oscillation frequency. When using a crystal that is manufactured for a different load capacitance, the circuit will oscillate at a slightly different frequency (depending on the quality of the crystal) compared to the specified one. Therefore for an accurate time reference it is advised to use the load capacitors as specified in Table 22 that belong to a specific $C_L$. The value of external capacitances $C_{X1}$ and $C_{X2}$ specified in this table are calculated from the internal parasitic capacitances and the $C_L$. Parasitics from PCB and package are not taken into account.

**Table 22. Recommended values for the RTC external 32 kHz oscillator $C_{X1}/C_{X2}$ components**

| Crystal load capacitance $C_L$ | Maximum crystal series resistance $R_S$ | External load capacitors $C_{X1}/C_{X2}$ |
|---|---|---|
| 11 pF | < 100 kΩ | 18 pF, 18 pF |
| 13 pF | < 100 kΩ | 22 pF, 22 pF |
| 15 pF | < 100 kΩ | 27 pF, 27 pF |


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

## 14.4 XTAL and RTCX Printed Circuit Board (PCB) layout guidelines

The crystal should be connected on the PCB as close as possible to the oscillator input and output pins of the chip. Take care that the load capacitors $C_{x1}$, $C_{x2}$, and $C_{x3}$ in case of third overtone crystal usage have a common ground plane. The external components must also be connected to the ground plain. Loops must be made as small as possible in order to keep the noise coupled in via the PCB as small as possible. Also parasitics should stay as small as possible. Values of $C_{x1}$ and $C_{x2}$ should be chosen smaller accordingly to the increase in parasitics of the PCB layout.

## 14.5 Standard I/O pin configuration

Figure 29 shows the possible pin modes for standard I/O pins with analog input function:

- Digital output driver
- Digital input: Pull-up enabled/disabled
- Digital input: Pull-down enabled/disabled
- Analog input (for ADC input channels)

The default configuration for standard I/O pins is input with pull-up enabled. The weak MOS devices provide a drive capability equivalent to pull-up and pull-down resistors.




**Fig 29. Standard I/O pin configuration with analog input**


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

## 14.6 Reset pin configuration




**Fig 30. Reset pin configuration**


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

# 15. Package outline

**TFBGA180: thin fine-pitch ball grid array package; 180 balls** **SOT570-3**




**DIMENSIONS (mm are the original dimensions)**

| UNIT | | A | $A_1$ | $A_2$ | b | D | E | e | $e_1$ | $e_2$ | v | w | y | $y_1$ |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| mm | max | 1.20 | 0.40 | 0.80 | 0.50 | 12.1 | 12.1 | 0.8 | 10.4 | 10.4 | 0.15 | 0.05 | 0.12 | 0.1 |
| | nom | 1.06 | 0.35 | 0.71 | 0.45 | 12.0 | 12.0 | | | | | | | |
| | min | 0.95 | 0.30 | 0.65 | 0.40 | 11.9 | 11.9 | | | | | | | |

| OUTLINE VERSION | REFERENCES | | | | EUROPEAN PROJECTION | ISSUE DATE |
|---|---|---|---|---|---|---|
| | IEC | JEDEC | JEITA | | | |
| SOT570-3 | | | | | | ~~08-07-09~~ 10-04-15 |

**Fig 31. Package outline SOT570-3 (TFBGA180)**


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

# 16. Soldering

**Footprint information for reflow soldering of TFBGA180 package** **SOT570-3**




Generic footprint pattern

Refer to the package outline drawing for actual layout







detail X

DIMENSIONS in mm

| P | SL | SP | SR | Hx | Hy |
|---|---|---|---|---|---|
| 0.80 | 0.400 | 0.400 | 0.550 | 12.575 | 12.575 |

*sot570-3_fr*

**Fig 32. Reflow soldering of the TFBGA180 package**


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

# 17. Abbreviations

Table 23. Acronym list

| Acronym | Description |
|---|---|
| ADC | Analog-to-Digital Converter |
| AHB | Advanced High-performance Bus |
| AMBA | Advanced Microcontroller Bus Architecture |
| APB | Advanced Peripheral Bus |
| BOD | BrownOut Detection |
| CAN | Controller Area Network |
| DAC | Digital-to-Analog Converter |
| DCC | Debug Communication Channel |
| DMA | Direct Memory Access |
| EOP | End Of Packet |
| ETM | Embedded Trace Macrocell |
| GPIO | General Purpose Input/Output |
| IrDA | Infrared Data Association |
| JTAG | Joint Test Action Group |
| MII | Media Independent Interface |
| OHC | Open Host Controller |
| OHCI | Open Host Controller Interface |
| OTG | On-The-Go |
| PHY | PHYsical Layer |
| PLL | Phase-Locked Loop |
| PWM | Pulse Width Modulator |
| RMII | Reduced Media Independent Interface |
| SD/MMC | Secure Digital/MultiMediaCard |
| SE0 | Single Ended Zero |
| SPI | Serial Peripheral Interface |
| SSI | Synchronous Serial Interface |
| SSP | Synchronous Serial Port |
| TTL | Transistor-Transistor Logic |
| UART | Universal Asynchronous Receiver/Transmitter |
| USB | Universal Serial Bus |


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

# 18. Revision history

**Table 24. Revision history**

| Document ID | Release date | Data sheet status | Change notice | Supersedes |
|---|---|---|---|---|
| LPC2458 v.4.1 | 20131015 | Product data sheet | - | LPC2458 v.4 |
| Modifications: | • Table 4 “Pin description”, Table note 6: Changed glitch filter spec from 5 ns to 10 ns.<br>• Table 10 “Dynamic characteristics”: Changed min clock cycle time from 42 to 40.<br>• Table 17 “Dynamic characteristics: Dynamic external memory interface”: Changed $t_{d(QV)}$ typ and max.<br>• SOT570-2 obsolete; replaced with SOT570-3. | | | |
| LPC2458 v.4 | 20110901 | Product data sheet | - | LPC2458 v.3 |
| Modifications: | • Table 4 “Pin description”: Updated description for USB_UP_LED1 and USB_UP_LED2.<br>• Table 6 “Limiting values”: Added “non-operating” to conditions column of $T_{stg}$.<br>• Table 6 “Limiting values”: Updated Table note [5].<br>• Table 8 “Thermal resistance value (C/W): ±15 %”: Added new table.<br>• Table 9 “Static characteristics”: Changed $V_{hys}$ typ value from $0.5V_{DD(3V3)}$ to $0.05V_{DD(3V3)}$.<br>• Table 14 “Dynamic characteristics of flash”: Updated table.<br>• Table 15 “Dynamic characteristics: Static external memory interface”: Removed “AHB clock = 1 MHz”.<br>• Table 15 “Dynamic characteristics: Static external memory interface”: Swapped min/max values for $t_{am}$.<br>• Table 15 “Dynamic characteristics: Static external memory interface”: Updated $t_{WEHDNV}$ spec.<br>• Table 16 “Dynamic characteristics: Dynamic external memory interface”: Removed “AHB clock = 1 MHz”.<br>• Table 17 “Dynamic characteristics: Dynamic external memory interface”: Added new table.<br>• Section 14.5 “Standard I/O pin configuration” Updated bullets. | | | |
| LPC2458 v.3 | 20101005 | Product data sheet | - | LPC2458 v.2 |
| LPC2458 v.2 | 20081125 | Product data sheet | - | LPC2458 v.1 |
| LPC2458 v.1 | 20080623 | Product data sheet | - | - |


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

# 19. Legal information

## 19.1 Data sheet status

| Document status[1][2] | Product status[3] | Definition |
|---|---|---|
| Objective [short] data sheet | Development | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification | This document contains data from the preliminary specification. |
| Product [short] data sheet | Production | This document contains the product specification. |

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nxp.com.

## 19.2 Definitions

**Draft —** The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

**Short data sheet —** A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

**Product specification —** The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

## 19.3 Disclaimers

**Limited warranty and liability —** Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

**Right to make changes —** NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

**Suitability for use —** NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

**Applications —** Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

**Limiting values —** Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

**Terms and conditions of commercial sale —** NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

**No offer to sell or license —** Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

**Export control —** This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

**Non-automotive qualified products —** Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

### 19.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

**I²C-bus** — logo is a trademark of NXP B.V.

## 20. Contact information

For more information, please visit: **http://www.nxp.com**

For sales office addresses, please send an email to: **salesaddresses@nxp.com**


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

# 21. Contents


**1 General description . . . . . 1**
**2 Features and benefits . . . . . 1**
**3 Applications . . . . . 3**
**4 Ordering information . . . . . 3**
4.1 Ordering options . . . . . 3
**5 Block diagram . . . . . 4**
**6 Pinning information . . . . . 5**
6.1 Pinning . . . . . 5
6.2 Pin description . . . . . 8
**7 Functional description . . . . . 20**
7.1 Architectural overview . . . . . 20
7.2 On-chip flash programming memory . . . . . 21
7.3 On-chip SRAM . . . . . 22
7.4 Memory map . . . . . 22
7.5 Interrupt controller . . . . . 23
7.5.1 Interrupt sources . . . . . 24
7.6 Pin connect block . . . . . 24
7.7 External memory controller . . . . . 24
7.7.1 Features . . . . . 24
7.8 General purpose DMA controller . . . . . 25
7.8.1 Features . . . . . 25
7.9 Fast general purpose parallel I/O . . . . . 26
7.9.1 Features . . . . . 26
7.10 Ethernet . . . . . 27
7.10.1 Features . . . . . 27
7.11 USB interface . . . . . 28
7.11.1 USB device controller . . . . . 28
7.11.1.1 Features . . . . . 28
7.11.2 USB Host Controller . . . . . 28
7.11.2.1 Features . . . . . 28
7.11.3 USB OTG Controller . . . . . 29
7.11.3.1 Features . . . . . 29
7.12 CAN controller and acceptance filters . . . . . 29
7.12.1 Features . . . . . 29
7.13 10-bit ADC . . . . . 30
7.13.1 Features . . . . . 30
7.14 10-bit DAC . . . . . 30
7.14.1 Features . . . . . 30
7.15 UARTs . . . . . 30
7.15.1 Features . . . . . 30
7.16 SPI serial I/O controller . . . . . 31
7.16.1 Features . . . . . 31
7.17 SSP serial I/O controller . . . . . 31
7.17.1 Features . . . . . 31
7.18 SD/MMC card interface . . . . . 31
7.18.1 Features . . . . . 31
7.19 $I^2C$-bus serial I/O controller . . . . . 32
7.19.1 Features . . . . . 32
7.20 $I^2S$-bus serial I/O controllers . . . . . 32
7.20.1 Features . . . . . 33
7.21 General purpose 32-bit timers/external event counters . . . . . 33
7.21.1 Features . . . . . 33
7.22 Pulse width modulator . . . . . 34
7.22.1 Features . . . . . 34
7.23 Watchdog timer (WDT) . . . . . 35
7.23.1 Features . . . . . 35
7.24 RTC and battery RAM . . . . . 35
7.24.1 Features . . . . . 36
7.25 Clocking and power control . . . . . 36
7.25.1 Crystal oscillators . . . . . 36
7.25.1.1 Internal RC oscillator . . . . . 36
7.25.1.2 Main oscillator . . . . . 36
7.25.1.3 RTC oscillator . . . . . 37
7.25.2 PLL . . . . . 37
7.25.3 Wake-up timer . . . . . 37
7.25.4 Power control . . . . . 38
7.25.4.1 Idle mode . . . . . 38
7.25.4.2 Sleep mode . . . . . 38
7.25.4.3 Power-down mode . . . . . 38
7.25.4.4 Deep power-down mode . . . . . 39
7.25.4.5 Power domains . . . . . 39
7.26 System control . . . . . 40
7.26.1 Reset . . . . . 40
7.26.2 Brownout detection . . . . . 40
7.26.3 Code security (Code Read Protection - CRP) 40
7.26.4 AHB . . . . . 41
7.26.5 External interrupt inputs . . . . . 41
7.26.6 Memory mapping control . . . . . 41
7.27 Emulation and debugging . . . . . 41
7.27.1 EmbeddedICE . . . . . 41
7.27.2 Embedded trace . . . . . 42
7.27.3 RealMonitor . . . . . 42
**8 Limiting values . . . . . 43**
**9 Thermal characteristics . . . . . 44**
**10 Static characteristics . . . . . 45**
10.1 Power-down mode . . . . . 48
10.2 Deep power-down mode . . . . . 49
10.3 Electrical pin characteristics . . . . . 51
**11 Dynamic characteristics . . . . . 52**
11.1 Internal oscillators . . . . . 53
11.2 I/O pins . . . . . 53
11.3 USB interface . . . . . 53
11.4 Flash memory . . . . . 54


continued >>


All information provided in this document is subject to legal disclaimers.

© NXP B.V. 2013. All rights reserved.

11.5 Static external memory interface . . . . . 55
11.6 Dynamic external memory interface . . . . . 57
11.7 Timing . . . . . 59
**12 ADC electrical characteristics . . . . . 61**
**13 DAC electrical characteristics . . . . . 64**
**14 Application information. . . . . 65**
14.1 Suggested USB interface solutions . . . . . 65
14.2 Crystal oscillator XTAL input and component selection . . . . . 69
14.3 RTC 32 kHz oscillator component selection . . 71
14.4 XTAL and RTCX Printed Circuit Board (PCB) layout guidelines . . . . . 72
14.5 Standard I/O pin configuration . . . . . 72
14.6 Reset pin configuration . . . . . 73
**15 Package outline . . . . . 74**
**16 Soldering . . . . . 75**
**17 Abbreviations . . . . . 76**
**18 Revision history . . . . . 77**
**19 Legal information. . . . . 78**
19.1 Data sheet status . . . . . 78
19.2 Definitions . . . . . 78
19.3 Disclaimers . . . . . 78
19.4 Trademarks . . . . . 79
**20 Contact information . . . . . 79**
**21 Contents . . . . . 80**

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

**© NXP B.V. 2013.** **All rights reserved.**

For more information, please visit: http://www.nxp.com
For sales office addresses, please send an email to: salesaddresses@nxp.com

**Date of release: 15 October 2013**
**Document identifier: LPC2458**

## Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

- View LPC2458FET180 on WIN SOURCE
- NXP / Nexperia Information

## Optimize Your Supply Chain with WIN SOURCE Solutions

- Global Sourcing Solution
- Obsolete Management
- Cost Control Management
- Shortage Management
- Alternative Solution
- Excess Inventory Management