



**THE DATASHEET OF  
LV8483CS-TE-L-H**





SANYO Semiconductors

# DATA SHEET

An ON Semiconductor Company

## LV8483CS — Bi-CMOS IC For Camera Modules Composite Channel Lens Driver

### Overview

LV8483CS is a constant current driver IC for voice coil motors (VCM) that includes a constant current 1.5-channel driver. It uses an ultraminiature wafer level package (WLP), which makes the IC ideal for VCM motor, shutter (SH), and iris (IR) drivers used in a wide variety of portable equipment including camera cell phones.

### Functions

- Constant current driver for AF VCM + constant current 1.5-channel H-bridge driver for SH and IR
- I<sup>2</sup>C bus interface
- Low power consumption achieved using MOS process technologies
- Built-in 4-bit DAC for constant current operation (used for SH and IR H-bridges)
- Built-in 10-bit DAC for constant current control (used for AF VCM driver)
- Built-in constant current detection resistance
- Wafer level package. WLP10 (0.97mm × 2.47mm × 0.5mm)
- Built-in thermal shutdown circuit and LVS circuit.
- AF VCM overshoot prevention function (current slope function)
- Built-in SH/IR control pin (energization timing control function using trigger input)

### Specifications

#### Absolute Maximum Ratings at Ta = 25°C

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V <sub>CC</sub> max		5.0	V
Output applied voltage	V <sub>OUT</sub> max	OUT1, OUT2, OUT3, OUT4	5.0	V
Input applied voltage	V <sub>IN</sub> max	ENA, SCL, SDA, SH/IRTR	-0.3 to +5.0	V
GND pin flow-out current	IGND	Per channel	400	mA
Allowable power dissipation	Pd max	With specified substrate *	550	mW
Operating temperature	Topr		-30 to +85	°C
Storage temperature	Tstg		-40 to +150	°C

\* Specified substrate : 50mm × 50mm × 1.6mm, glass epoxy 2-layer board

■ Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications of our customer who is considering such use and/or outside the scope of our intended standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use.

■ Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

# LV8483CS

## Allowable Operating Conditions at $T_a = 25^\circ\text{C}$

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	$V_{CC}$		2.5 to 4.5	V
High level input voltage	$V_{IH}$	ENA, SCL, SDA and SH/IRTR	$0.4 \times V_{CC}$ to	V
Low level input voltage	$V_{IL}$			to $V_{CC} \times 0.13$

## Electrical Characteristics at $T_a = 25^\circ\text{C}$ , $V_{CC} = 2.8\text{V}$

Parameter	Symbol	Conditions	Ratings			Unit
			min	typ	max	
Supply current	$I_{CCO}$	ENA = L			1	$\mu\text{A}$
	$I_{CCO1}$	ENA = H		0.7	1	mA
Pin input current 1	$I_{IN1}$	ENA, SCL, SDA			1	$\mu\text{A}$
Pin input current 2	$I_{IN2}$	SH/IR TR		28		$\mu\text{A}$
$V_{CC}$ low-voltage cutoff voltage	$V_{thV_{CC}}$			2.0		V
Thermal shutdown temperature	TSD	Design target value		175		$^\circ\text{C}$
Thermal hysteresis width	$\Delta\text{TSD}$	Design target value		35		$^\circ\text{C}$
Output ON resistance 1 (out1 + senseR)	Ron11	$V_{CC} = 2.8\text{V}$ , $I_{OUT} = 80\text{mA}$ (N-channel on-resistance + internal sensing resistor)		2.0	2.55	$\Omega$
Output ON resistance 2 (out2 to out4 + senseR)	Ron21	$V_{CC} = 2.8\text{V}$ , $I_{OUT} = 80\text{mA}$ (upper side + lower side + internal sensing resistor)		2.4	2.95	$\Omega$
	Ron22	$V_{CC} = 4.5\text{V}$ , $I_{OUT} = 100\text{mA}$ (upper side + lower side + internal sensing resistor)		2.0	2.4	$\Omega$
<b>AF DAC block</b>						
Resolution				10		bit
Relative accuracy	INL				$\pm 4$	LSB
Differential linearity	DNL				$\pm 1$	LSB
Full code current	$I_{full}$			100		mA
Error code current 0	$I_{zero}$				1	$\mu\text{A}$
<b>H bridge driver block</b>						
Output constant current DAC1	$I_{OUT1}$	D3-D0code : 0000		260		mA
Output constant current DAC9	$I_{OUT9}$	D3-D0code : 1000		180		mA
Output constant current DAC16	$I_{OUT16}$	D3-D0code : 1111		110		mA
Energization time	TSH	D5-D4code : 00		10		ms
Output turn ON time	Traise	OUT2-OUT4		1	3	$\mu\text{s}$
Output turn OFF time	Tfall	OUT2-OUT4		0.2	1	$\mu\text{s}$
SDA pin low level output	$V_{OL}$	$I_O = 300\mu\text{A}$		0.2	0.3	V



\* Design guarantee value and no measurement is made.

# LV8483CS

## Package Dimensions

unit : mm (typ)

3362



## Pin Assignment

	1	2	3	4	5
A	SH/IR TR	VCC	ENA	SDA	SCL
B	OUT4	OUT3	GND	OUT2	OUT1

Top view




# LV8483CS

## Serial Bus Communication Specifications

I<sup>2</sup>C serial transfer timing conditions

Standard mode



### Standard mode

Parameter	symbol	Conditions	min	typ	max	unit
SCL clock frequency	f <sub>scl</sub>	SCL clock frequency	0		100	kHz
Data setup time	t <sub>s1</sub>	Setup time of SCL with respect to the falling edge of SDA	4.7			μs
	t <sub>s2</sub>	Setup time of SDA with respect to the rising edge of SCL	250			ns
	t <sub>s3</sub>	Setup time of SCL with respect to the rising edge of SDA	4.0			μs
Data hold time	t <sub>h1</sub>	Hold time of SCL with respect to the falling edge of SDA	4.0			μs
	t <sub>h2</sub>	Hold time of SDA with respect to the falling edge of SCL	0			μs
Pulse width	t <sub>wL</sub>	SCL low period pulse width	4.7			μs
	t <sub>wH</sub>	SCL high period pulse width	4.0			μs
Input waveform conditions	t <sub>on</sub>	SCL, SDA rising time			1000	ns
	t <sub>off</sub>	SCL, SDA falling time			300	ns
Bus free time	t <sub>bus</sub>	Interval between stop condition and start condition	4.7			μs

### High-speed mode


Parameter	Symbol	Conditions	min	typ	max	unit
SCL clock frequency	f <sub>scl</sub>	SCL clock frequency	0		400	kHz
Data setup time	t <sub>s1</sub>	Setup time of SCL with respect to the falling edge of SDA	0.6			μs
	t <sub>s2</sub>	Setup time of SDA with respect to the rising edge of SCL	100			ns
	t <sub>s3</sub>	Setup time of SCL with respect to the rising edge of SDA	0.6			μs
Data hold time	t <sub>h1</sub>	Hold time of SCL with respect to the falling edge of SDA	0.6			μs
	t <sub>h2</sub>	Hold time of SDA with respect to the falling edge of SCL	0			μs
Pulse width	t <sub>wL</sub>	SCL low period pulse width	1.3			μs
	t <sub>wH</sub>	SCL high period pulse width	0.6			μs
Input waveform conditions	t <sub>on</sub>	SCL, SDA (input) rising time			300	ns
	t <sub>off</sub>	SCL, SDA (input) falling time			300	ns
Bus free time	t <sub>bus</sub>	Interval between stop condition and start condition	1.3			μs

# LV8483CS

## I<sup>2</sup>C bus transmission method


### Start and stop conditions

The I<sup>2</sup>C bus requires that the state of SDA be preserved while SCL is high as shown in the timing diagram below during a data transfer operation.



When data is not being transferred, both SCL and SDA are in the high state. The start condition is generated and access is started when SDA is changed from high to low while SCL and SDA are high.

Conversely, the stop condition is generated and access is ended when SDA is changed from low to high while SCL is high.




### Data transfer and acknowledgement response

After the start condition has been generated, the data is transferred one byte (8 bits) at a time. Generally, in an I<sup>2</sup>C bus, a unique 7-bit slave address is assigned to each device, and the first byte of the transfer data is allocated to the 7-bit slave address and to the command (R/W) indicating the transfer direction of the subsequent data.

Every time 8 bits of data for each byte are transferred, the ACK signal is sent from the receiving end to the sending end. Immediately after the clock pulse of SCL bit 8 in the data transferred has fallen to low, SDA at the sending end is released, and SDA is set to low at the receiving end, causing the ACK signal to be sent.

When, after the receiving end has sent the ACK signal, the transfer of the next byte remains in the receiving status, the receiving end releases SDA at the falling edge of the ninth SCL clock.



Number of Slave Address is 0110011. (S7→S1)

# LV8483CS

## Data transfer write format

The slave address and Write command must be allocated to the first byte and the register address in the serial map must be designated in the second byte.


For the third byte, data transfer is carried out to the address designated by the register address which is written in the second byte. Subsequently, if data continues, the register address value is automatically incremented for the fourth and subsequent bytes. (\*)

Thus, continuous data transfer starting at the designated address is made possible.

Since no auto incrementing occurs for address 02h and higher, it is necessary to send a stop condition after sending the data at address 02h.

(\*) Since 2-byte data is allocated to address 00h, when register address 00h is specified in the second byte, the register address is auto-incremented to 01h after 2 bytes of data is sent.


## Data write example




# LV8483CS

## H-bridge Energization Timing Charts

Energization time : Internal setting mode . . . Energization is automatically stopped when the time that is selected from 10ms, 13ms, and 20ms expires.




Energization starts on a rising edge of the SH/IR TR signal in the external trigger mode.




In the serial mode, energization is started by setting energization ON with serial data.

Energization time : Free mode . . . Starting and stopping of energization must both be set using the external trigger or serial data.



In the external trigger mode, energization is started on a rising edge of the SH/IR TR signal and stopped on the falling edge.





In the serial mode, energization is started by setting energization ON with serial data and stopped by setting it OFF.

- SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein.
- SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.
- In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law.
- No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd.
- Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production.
- Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellectual property rights which has resulted from the use of the technical information and products mentioned above.

This catalog provides information as of March, 2010. Specifications and information herein are subject to change without notice.

## Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

-  [View LV8483CS-TE-L-H on WIN SOURCE](#)
-  [ON Semiconductor](#) Information

## Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management