



# THE DATASHEET OF STC5NF20V





## STC5NF20V

N-channel 20V - 0.030Ω - 5A - TSSOP8  
2.7V-drive STripFET™ II Power MOSFET

### Features

Type	V <sub>DSS</sub>	R <sub>DS(on)</sub>	I <sub>D</sub>
STC5NF20V	20V	< 0.040 Ω (@ 4.5 V) < 0.045 Ω (@ 2.7 V)	5A

- Ultra low threshold gate drive (2.7V)
- Standard outline for easy automated surface mount assembly

### Application

- Switching applications

### Description

This Power MOSFET is the latest development of STMicroelectronics unique "single feature size" strip-based process. The resulting transistor shows extremely high packing density for low on-resistance, rugged avalanche characteristics and less critical alignment steps therefore a remarkable manufacturing reproducibility.




Figure 1. Internal schematic diagram




Table 1. Device summary

Order code	Marking	Package	Packaging
STC5NF20V	5N20V	TSSOP8	Tape & reel

# Contents

<b>1</b>	<b>Electrical ratings</b> .....	<b>3</b>
<b>2</b>	<b>Electrical characteristics</b> .....	<b>4</b>
2.1	Electrical characteristics (curves) .....	6
<b>3</b>	<b>Test circuit</b> .....	<b>8</b>
<b>4</b>	<b>Package mechanical data</b> .....	<b>9</b>
<b>5</b>	<b>Revision history</b> .....	<b>11</b>

Obsolete Product(s) - Obsolete Product(s)  
Obsolete Product(s) - Obsolete Product(s)

# 1 Electrical ratings

**Table 2. Absolute maximum ratings**

Symbol	Parameter	Value	Unit
$V_{DS}$	Drain-source voltage ( $V_{GS} = 0$ )	20	V
$V_{DGR}$	Drain-gate voltage ( $R_{GS} = 20K\Omega$ )	20	V
$V_{GS}$	Gate-source voltage	$\pm 12$	V
$I_D$	Drain current (continuous) at $T_C = 25^\circ\text{C}$	5	A
$I_D$	Drain current (continuous) at $T_C = 100^\circ\text{C}$	3	A
$I_{DM}^{(1)}$	Drain current (pulsed)	20	A
$P_{TOT}$	Total dissipation at $T_C = 25^\circ\text{C}$	1.5	W
$T_{stg}$	Storage temperature	-55 to 150	$^\circ\text{C}$
$T_J$	Max. Operating junction temperature	-55 to 150	$^\circ\text{C}$

1. Pulse width limited by safe operating area

**Table 3. Thermal data**

Symbol	Parameter	Value	Unit
$R_{thJ-PBC}$	Thermal resistance junction-PBC Max	100 <sup>(1)</sup>	$^\circ\text{C/W}$
$R_{thJ-PBC}$	Thermal resistance junction-PBC Max	83.5 <sup>(2)</sup>	$^\circ\text{C/W}$

1. When Mounted on FR-4 board with 1 inch<sup>2</sup> pad, 2 oz. of Cu. and  $t = 10$  sec.

2. When Mounted on minimum recommended footprint

## 2 Electrical characteristics

(T<sub>CASE</sub>=25°C unless otherwise specified)

**Table 4. On/off states**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	I <sub>D</sub> = 250µA, V <sub>GS</sub> = 0	20			V
I <sub>DSS</sub>	Zero gate voltage drain current (V <sub>GS</sub> = 0)	V <sub>DS</sub> = Max rating, V <sub>DS</sub> = Max rating @ 125°C			1 10	µA µA
I <sub>GSS</sub>	Gate body leakage current (V <sub>DS</sub> = 0)	V <sub>GS</sub> = ±12V			±100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250µA	0.6			V
R <sub>DS(on)</sub>	Static drain-source on resistance	V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 2.5A V <sub>GS</sub> = 2.7V, I <sub>D</sub> = 2.5A		0.030 0.037	0.040 0.045	Ω Ω

**Table 5. Dynamic**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
g <sub>fs</sub> <sup>(1)</sup>	Forward transconductance	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 2.5A		9.5		S
C <sub>iss</sub>	Input capacitance	V <sub>DS</sub> = 15V, f = 1 MHz, V <sub>GS</sub> = 0		460		pF
C <sub>oss</sub>	Output capacitance			200		pF
C <sub>rss</sub>	Reverse transfer capacitance			50		pF
Q <sub>g</sub>	Total gate charge	V <sub>DD</sub> = 10V, I <sub>D</sub> = 4.5A V <sub>GS</sub> = 4.5V		8.5	11.5	nC
Q <sub>gs</sub>	Gate-source charge			1.8		nC
Q <sub>gd</sub>	Gate-drain charge			2.4		nC

1. Pulsed: pulse duration=300µs, duty cycle 1.5%

**Table 6. Switching times**

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	V <sub>DD</sub> = 10V, I <sub>D</sub> = 2.5A, R <sub>G</sub> = 4.7Ω, V <sub>GS</sub> = 4.5V <i>Figure 14 on page 8</i>		7		ns
t <sub>r</sub>	Rise time			33		ns
t <sub>d(off)</sub>	Turn-off delay time			27		ns
t <sub>f</sub>	Fall time			10		ns
t <sub>d(off)</sub>	Off-voltage rise time	V <sub>clamp</sub> = 16V, I <sub>D</sub> = 5A R <sub>G</sub> = 4.7Ω, V <sub>GS</sub> = 4.5V <i>Figure 16 on page 8</i>		26		ns
t <sub>f</sub>	Fall time			11		ns
t <sub>c</sub>	Cross-over time			21		ns

Table 7. Source drain diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max	Unit
$I_{SD}$	Source-drain current				5	A
$I_{SDM}^{(1)}$	Source-drain current (pulsed)				20	A
$V_{SD}^{(2)}$	Forward on voltage	$I_{SD} = 5A, V_{GS} = 0$			1.2	V
$t_{rr}$	Reverse recovery time	$I_{SD} = 5A,$ $di/dt = 100A/\mu s,$ $V_{DD} = 10V, T_J = 150^\circ C$ <i>Figure 16 on page 8</i>		26		ns
$Q_{rr}$	Reverse recovery charge			13		$\mu C$
$I_{RRM}$	Reverse recovery current			1		A

1. Pulse width limited by safe operating area
2. Pulsed: pulse duration=300 $\mu s$ , duty cycle 1.5%

## 2.1 Electrical characteristics (curves)

Figure 2. Safe operating area




Figure 3. Thermal impedance




Figure 4. Output characteristics




Figure 5. Transfer characteristics




Figure 6. Transconductance




Figure 7. Static drain-source on resistance




Figure 8. Gate charge vs. gate-source voltage Figure 9. Capacitance variations




Figure 10. Normalized gate threshold voltage vs. temperature Figure 11. Normalized on resistance vs. temperature





Figure 12. Source-drain diode forward characteristics Figure 13. Thermal resistance and max power



### 3 Test circuit

Figure 14. Switching times test circuit for resistive load




Figure 15. Gate charge test circuit




Figure 16. Test circuit for inductive load switching and diode recovery times




Figure 17. Unclamped Inductive load test circuit





Figure 18. Unclamped inductive waveform




## 4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: [www.st.com](http://www.st.com)

Obsolete Product(s) - Obsolete Product(s)  
Obsolete Product(s) - Obsolete Product(s)

**TSSOP8 MECHANICAL DATA**

DIM.	mm.			inch		
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
A	1.05		1.20	0.041		0.047
A1	0.05		0.15	0.002		0.006
A2	0.80		1.05	0.032		0.041
b	0.19		0.30	0.008		0.012
c		0.127			0.005	
D	2.90		3.10	0.114		0.122
E	4.30		4.50	0.170		0.177
E1	6.20		6.60	0.240		0.260
E2	5.14		5.24	0.202		0.206
e		0.65			0.025	
L	0.45		0.75	0.018		0.030
L1	0.90		1.10	0.0355		0.0433
R	0.09			0.004		
R1	0.09			0.004		
θ1	0°		8°	0°		8°
θ2			12°			



## 5 Revision history

**Table 8. Document revision history**

Date	Revision	Changes
09-Sep-2004	3	Initial electronic version
03-Aug-2006	4	The document has been reformatted, SOA updated
01-Feb-2007	5	Typo mistake on <a href="#">Table 2</a> .
25-Oct-2007	6	Update marking on <a href="#">Table 1</a>

Obsolete Product(s) - Obsolete Product(s)  
Obsolete Product(s) - Obsolete Product(s)

**Please Read Carefully:**

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

**UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.**

**UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.**

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2007 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

[www.st.com](http://www.st.com)

## Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

- ⊖ [View STC5NF20V on WIN SOURCE](#)
- ⊖ [STMicroelectronics Information](#)

## Optimize Your Supply Chain with WIN SOURCE Solutions

- ✓ Global Sourcing Solution
- ✓ Obsolete Management
- ✓ Cost Control Management
- ✓ Shortage Management
- ✓ Alternative Solution
- ✓ Excess Inventory Management