



**THE DATASHEET OF  
AOK18N65L**



### General Description



The AOK18N65 is fabricated using an advanced high voltage MOSFET process that is designed to deliver high levels of performance and robustness in popular AC-DC applications. By providing low  $R_{DS(on)}$ ,  $C_{iss}$  and  $C_{rss}$  along with guaranteed avalanche capability this part can be adopted quickly into new and existing offline power supply designs.

For Halogen Free add "L" suffix to part number:  
 AOK18N65L

### Product Summary

$V_{DS}$	750V@150°C
$I_D$ (at $V_{GS}=10V$ )	18A
$R_{DS(ON)}$ (at $V_{GS}=10V$ )	< 0.39Ω

100% UIS Tested  
 100%  $R_g$  Tested



### Absolute Maximum Ratings $T_A=25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	AOK18N65	Units
Drain-Source Voltage	$V_{DS}$	650	V
Gate-Source Voltage	$V_{GS}$	±30	V
Continuous Drain Current	$I_D$	$T_C=25^\circ\text{C}$	18
		$T_C=100^\circ\text{C}$	12
Pulsed Drain Current <sup>C</sup>	$I_{DM}$	80	A
Avalanche Current <sup>C</sup>	$I_{AR}$	6.3	A
Repetitive avalanche energy <sup>C</sup>	$E_{AR}$	595	mJ
Single pulsed avalanche energy <sup>G</sup>	$E_{AS}$	1190	mJ
Peak diode recovery dv/dt	dv/dt	5	V/ns
Power Dissipation <sup>B</sup>	$P_D$	$T_C=25^\circ\text{C}$	417
		Derate above 25°C	3.3
Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 to 150	°C
Maximum lead temperature for soldering purpose, 1/8" from case for 5 seconds	$T_L$	300	°C

### Thermal Characteristics

Parameter	Symbol	AOK18N65	Units
Maximum Junction-to-Ambient <sup>A,D</sup>	$R_{\theta JA}$	40	°C/W
Maximum Case-to-sink <sup>A</sup>	$R_{\theta CS}$	0.5	°C/W
Maximum Junction-to-Case	$R_{\theta JC}$	0.3	°C/W

**Electrical Characteristics (T<sub>J</sub>=25°C unless otherwise noted)**

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>STATIC PARAMETERS</b>						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	I <sub>D</sub> =250μA, V <sub>GS</sub> =0V, T <sub>J</sub> =25°C	650			V
		I <sub>D</sub> =250μA, V <sub>GS</sub> =0V, T <sub>J</sub> =150°C		750		
BV <sub>DSS</sub> /ΔT <sub>J</sub>	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> =250μA, V <sub>GS</sub> =0V		0.7		V/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> =650V, V <sub>GS</sub> =0V			1	μA
		V <sub>DS</sub> =520V, T <sub>J</sub> =125°C			10	
I <sub>GSS</sub>	Gate-Body leakage current	V <sub>DS</sub> =0V, V <sub>GS</sub> =±30V			±100	nA
V <sub>GS(th)</sub>	Gate Threshold Voltage	V <sub>DS</sub> =5V, I <sub>D</sub> =250μA	2.9	3.5	4.5	V
R <sub>DS(on)</sub>	Static Drain-Source On-Resistance	V <sub>GS</sub> =10V, I <sub>D</sub> =9A		0.32	0.39	Ω
g <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> =40V, I <sub>D</sub> =9A		20		S
V <sub>SD</sub>	Diode Forward Voltage	I <sub>S</sub> =1A, V <sub>GS</sub> =0V		0.69	1	V
I <sub>S</sub>	Maximum Body-Diode Continuous Current*				18	A
I <sub>SM</sub>	Maximum Body-Diode Pulsed Current				80	A
<b>DYNAMIC PARAMETERS</b>						
C <sub>iss</sub>	Input Capacitance	V <sub>GS</sub> =0V, V <sub>DS</sub> =25V, f=1MHz	2270	3027	3785	pF
C <sub>oss</sub>	Output Capacitance		170	271	370	pF
C <sub>rss</sub>	Reverse Transfer Capacitance		12	22	32	pF
R <sub>g</sub>	Gate resistance	V <sub>GS</sub> =0V, V <sub>DS</sub> =0V, f=1MHz	0.7	1.4	2.1	Ω
<b>SWITCHING PARAMETERS</b>						
Q <sub>g</sub>	Total Gate Charge	V <sub>GS</sub> =10V, V <sub>DS</sub> =520V, I <sub>D</sub> =18A	44	56	68	nC
Q <sub>gs</sub>	Gate Source Charge		9	12.4	15	nC
Q <sub>gd</sub>	Gate Drain Charge		9	19.6	30	nC
t <sub>D(on)</sub>	Turn-On DelayTime	V <sub>GS</sub> =10V, V <sub>DS</sub> =325V, I <sub>D</sub> =18A, R <sub>G</sub> =25Ω		54		ns
t <sub>r</sub>	Turn-On Rise Time			83		ns
t <sub>D(off)</sub>	Turn-Off DelayTime			149		ns
t <sub>f</sub>	Turn-Off Fall Time			71		ns
t <sub>rr</sub>	Body Diode Reverse Recovery Time		I <sub>F</sub> =18A, dI/dt=100A/μs, V <sub>DS</sub> =100V	520	655	790
Q <sub>rr</sub>	Body Diode Reverse Recovery Charge	I <sub>F</sub> =18A, dI/dt=100A/μs, V <sub>DS</sub> =100V	8	10	12	μC

A. The value of R<sub>θJA</sub> is measured with the device in a still air environment with T<sub>A</sub>=25° C.

B. The power dissipation P<sub>D</sub> is based on T<sub>J(MAX)</sub>=150° C, using junction-to-case thermal resistance, and is more useful in setting the upper dissipation limit for cases where additional heatsinking is used.

C. Repetitive rating, pulse width limited by junction temperature T<sub>J(MAX)</sub>=150° C. Ratings are based on low frequency and duty cycles to keep initial T<sub>J</sub>=25° C.

D. The R<sub>θJA</sub> is the sum of the thermal impedance from junction to case R<sub>θJC</sub> and case to ambient.


E. The static characteristics in Figures 1 to 6 are obtained using <300 μs pulses, duty cycle 0.5% max.

F. These curves are based on the junction-to-case thermal impedance which is measured with the device mounted to a large heatsink, assuming a maximum junction temperature of T<sub>J(MAX)</sub>=150° C. The SOA curve provides a single pulse rating.


G. L=60mH, I<sub>AS</sub>=6.3A, V<sub>DD</sub>=150V, R<sub>G</sub>=25Ω, Starting T<sub>J</sub>=25° C

THIS PRODUCT HAS BEEN DESIGNED AND QUALIFIED FOR THE CONSUMER MARKET. APPLICATIONS OR USES AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS ARE NOT AUTHORIZED. AOS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF SUCH APPLICATIONS OR USES OF ITS PRODUCTS. AOS RESERVES THE RIGHT TO IMPROVE PRODUCT DESIGN, FUNCTIONS AND RELIABILITY WITHOUT NOTICE.


**TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS**




**Fig 1: On-Region Characteristics**




**Figure 2: Transfer Characteristics**




**Figure 3: On-Resistance vs. Drain Current and Gate Voltage**



**Figure 4: On-Resistance vs. Junction Temperature**



**Figure 5: Break Down vs. Junction Temperature**



**Figure 6: Body-Diode Characteristics (Note E)**

**TYPICAL ELECTRICAL AND THERMAL CHARACTERISTICS**




Figure 7: Gate-Charge Characteristics




Figure 8: Capacitance Characteristics




Figure 9: Current De-rating (Note B)




Figure 10: Maximum Forward Biased Safe Operating Area for AOK18N65 (Note F)






Figure 11: Normalized Maximum Transient Thermal Impedance for AOK18N65 (Note F)


Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveforms



Unclamped Inductive Switching (UIS) Test Circuit & Waveforms



Diode Recovery Test Circuit & Waveforms



## Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

- ⊖ [View AOK18N65L on WIN SOURCE](#)
- ⊖ [Alpha & Omega Semiconductor Inc. Information](#)

## Optimize Your Supply Chain with WIN SOURCE Solutions

- ✓ Global Sourcing Solution
- ✓ Obsolete Management
- ✓ Cost Control Management
- ✓ Shortage Management
- ✓ Alternative Solution
- ✓ Excess Inventory Management