

FEATURES

Easy to use

Rail-to-rail output swing

Input voltage range extends 150 mV below ground
(single supply)

Low power, 550 μ A maximum supply current

Gain set with one external resistor

Gain range: 1 to 1000

High accuracy dc performance

0.10% gain accuracy ($G = 1$)

0.35% gain accuracy ($G > 1$)

Noise: 35 nV/ $\sqrt{\text{Hz}}$ RTI noise at 1 kHz

Excellent dynamic specifications

800 kHz bandwidth ($G = 1$)

20 μ s settling time to 0.01% ($G = 10$)

APPLICATIONS

Low power medical instrumentation

Transducer interfaces

Thermocouple amplifiers

Industrial process controls

Difference amplifiers

Low power data acquisition

GENERAL DESCRIPTION

The **AD623** is an integrated, single- or dual-supply instrumentation amplifier that delivers rail-to-rail output swing using supply voltages from 3 V to 12 V. The **AD623** offers superior user flexibility by allowing single gain set resistor programming and by conforming to the 8-lead industry standard pinout configuration. With no external resistor, the **AD623** is configured for unity gain ($G = 1$), and with an external resistor, the **AD623** can be programmed for gains of up to 1000.

The superior accuracy of the **AD623** is the result of increasing ac common-mode rejection ratio (CMRR) coincident with increasing gain; line noise harmonics are rejected due to constant CMRR up to 200 Hz. The **AD623** has a wide input common-mode range and amplifies signals with common-mode voltages as low as 150 mV below ground. The **AD623** maintains superior performance with dual and single polarity power supplies.

Table 1. Low Power Upgrades for the **AD623**

Part No.	Total V_S (V dc)	Typical I_Q (μ A)
AD8235	5.5	30
AD8236	5.5	33
AD8237	5.5	33
AD8226	36	350
AD8227	36	325
AD8420	36	85
AD8422	36	300
AD8426	36	325 (per channel)

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

Rev. F

[Document Feedback](#)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700 ©1997–2018 Analog Devices, Inc. All rights reserved.
[Technical Support](#) www.analog.com

TABLE OF CONTENTS

Features	1
Applications.....	1
General Description	1
Functional Block Diagram	1
Revision History	2
Specifications.....	3
Single Supply	3
Dual Supplies	5
Specifications Common to Dual and Single Supplies	7
Absolute Maximum Ratings.....	8
ESD Caution.....	8
Pin Configuration and Function Descriptions.....	9
Typical Performance Characteristics	10
Theory of Operation	17

REVISION HISTORY

4/2018—Rev. E to Rev. F

Changes to Gain Error Parameter, Nonlinearity Parameter, Offset Referred to the Input vs. Supply (PSR) Parameter, and Output Swing Parameter, Table 2	3
Changes to Gain Error Parameter and Offset Referred to the Input vs. Supply (PSR) Parameter, Table 3	5
Changes to Current Noise Parameter, Table 4	7
Changes to Ordering Guide	26

6/2016—Rev. D to Rev. E

Changes to Features Section, General Description Section, and Figure 1	1
Deleted Connection Diagram Section.....	1
Added Functional Block Diagram Section and Table 1; Renumbered Sequentially.....	1
Changes to Single Supply Section.....	3
Changes to Table 3.....	6
Changed Both Dual and Single Supplies Section to Specifications Common to Dual and Single Supplies Section ...	7
Changes to Table 5.....	8
Added Pin Configuration and Function Descriptions Section, Figure 2, and Table 6; Renumbered Sequentially	9
Changes to Figure 5 Caption, Figure 6 Caption, and Figure 8 Caption	10
Changes to Figure 17 Caption through Figure 20 Caption.....	11

Applications Information	18
Basic Connection	18
Gain Selection	18
Reference Terminal	18
Input and Output Offset Voltage Error	19
Input Protection	19
RF Interference	19
Grounding	20
Input Differential and Common-Mode Range vs. Supply and Gain	22
Additional Information	23
Evaluation Board	24
General Description.....	24
Outline Dimensions	25
Ordering Guide	26

Changes to Figure 21 Caption through Figure 26 Caption	12
Changes to Figure 27 Caption and Figure 28 Caption	13
Changes to Theory of Operation Section.....	17
Changes to Basic Connection Section	18
Changes to Input and Output Offset Voltage Error Section, and Input Protection Section.....	19
Added Additional Information Section	23
Added Evaluation Board Section and Figure 56	24
Updated Outline Dimensions	25
Changes to Ordering Guide	26

7/2008—Rev. C to Rev. D

Updated Format.....	Universal
Changes to Features Section and General Description Section ..	1
Changes to Table 3.....	6
Changes to Figure 40.....	14
Changes to Theory of Operation Section.....	15
Changes to Figure 42 and Figure 43.....	16
Changes to Table 7.....	19
Updated Outline Dimensions	22
Changes to Ordering Guide	23

9/1999—Rev. B to Rev. C

SPECIFICATIONS

SINGLE SUPPLY

Typical at 25°C, single supply, +V_S = 5 V, -V_S = 0 V, and R_L = 10 kΩ, unless otherwise noted.

Table 2.

Parameter	Test Conditions/ Comments	AD623A			AD623ARM			AD623B			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
GAIN	$G = 1 + (100 \text{ k}/R_G)$										
Gain Range		1		1000	1		1000	1		1000	
Gain Error ¹	G = 1 V _{OUT} = 0.15 V to 3.5 V G > 1 V _{OUT} = 0.15 V to 4.5 V										
G = 1			0.03	0.10		0.03	0.10		0.03	0.05	%
G = 10			0.10	0.35		0.10	0.35		0.10	0.35	%
G = 100			0.10	0.35		0.10	0.35		0.10	0.35	%
G = 1000			0.10	0.35		0.10	0.35		0.10	0.35	%
Nonlinearity	G = 1 V _{OUT} = 0.15 V to 3.5 V G > 1 V _{OUT} = 0.15 V to 4.5 V										
G = 1 to 1000			50			50			50		ppm
Gain vs. Temperature											
G = 1			5	10		5	10		5	10	ppm/°C
G > 1 ¹			50			50			50		ppm/°C
VOLTAGE OFFSET	Total RTI error = V _{OSI} + V _{OSO} /G										
Input Offset, V _{OSI}			25	200		200	500		25	100	μV
Over Temperature				350			650			160	μV
Average Temperature Coefficient (Tempco)			0.1	2		0.1	2		0.1	1	μV/°C
Output Offset, V _{OSO}			200	1000		500	2000		200	500	μV
Over Temperature				1500			2600			1100	μV
Average Tempco			2.5	10		2.5	10		2.5	10	μV/°C
Offset Referred to the Input vs. Supply (PSR)											
G = 1		80	100		80	100		80	100		dB
G = 10		100	120		100	120		100	120		dB
G = 100		100	130		100	130		100	130		dB
G = 1000		100	130		100	130		100	130		dB
INPUT CURRENT											
Input Bias Current			17	25		17	25		17	25	nA
Over Temperature				27.5			27.5			27.5	nA
Average Tempco			25			25			25		pA/°C
Input Offset Current			0.25	2		0.25	2		0.25	2	nA
Over Temperature				2.5			2.5			2.5	nA
Average Tempco			5			5			5		pA/°C
INPUT											
Input Impedance											
Differential			2 2			2 2			2 2		GΩ pF
Common-Mode			2 2			2 2			2 2		GΩ pF
Input Voltage Range ²	V _S = 3 V to 12 V	(-V _S) – 0.15		(+V _S) – 1.5	(-V _S) – 0.15		(+V _S) – 1.5	(-V _S) – 0.15		(+V _S) – 1.5	V

Parameter	Test Conditions/ Comments	AD623A			AD623ARM			AD623B			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
Common-Mode Rejection at 60 Hz with 1 k Ω Source Imbalance											
G = 1	$V_{CM} = 0V$ to 3 V	70	80		70	80		77	86		dB
G = 10	$V_{CM} = 0V$ to 3 V	90	100		90	100		94	100		dB
G = 100	$V_{CM} = 0V$ to 3 V	105	110		105	110		105	110		dB
G = 1000	$V_{CM} = 0V$ to 3 V	105	110		105	110		105	110		dB
OUTPUT											
Output Swing	$R_L = 10\text{ k}\Omega$	0.2		(+V _S) – 0.5	0.2		(+V _S) – 0.5	0.2		(+V _S) – 0.5	V
	$R_L = 100\text{ k}\Omega$	0.05		(+V _S) – 0.15	0.05		(+V _S) – 0.15	0.05		(+V _S) – 0.15	V
DYNAMIC RESPONSE											
Small Signal –3 dB BW											
G = 1			800			800			800		kHz
G = 10			100			100			100		kHz
G = 100			10			10			10		kHz
G = 1000			2			2			2		kHz
Slew Rate			0.3			0.3			0.3		V/ μ s
Settling Time to 0.01%	$V_S = 5\text{ V}$										
G = 1	Step size: 3.5 V		30			30			30		μ s
G = 10	Step size: 4 V, $V_{CM} = 1.8\text{ V}$		20			20			20		μ s

¹ Does not include effects of external resistor, R_G .² One input grounded. $G = 1$.

DUAL SUPPLIES

Typical at 25°C dual supply, $V_S = \pm 5\text{ V}$, and $R_L = 10\text{ k}\Omega$, unless otherwise noted.

Table 3.

Parameter	Test Conditions/ Comments	AD623A			AD623ARM			AD623B			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
GAIN	$G = 1 + (100\text{ k}/R_G)$	1		1000	1		1000	1		1000	
Gain Range											
Gain Error ¹	$G1\ V_{OUT} = -4.8\text{ V to } +3.5\text{ V}$ $G > 1\ V_{OUT} = -4.8\text{ V to } 4.5\text{ V}$										
G = 1			0.03	0.10		0.03	0.10		0.03	0.05	%
G = 10			0.10	0.35		0.10	0.35		0.10	0.35	%
G = 100			0.10	0.35		0.10	0.35		0.10	0.35	%
G = 1000			0.10	0.35		0.10	0.35		0.10	0.35	%
Nonlinearity	$G1\ V_{OUT} = -4.8\text{ V to } +3.5\text{ V}$ $G > 1\ V_{OUT} = -4.8\text{ V to } 4.5\text{ V}$										
G = 1 to 1000			50			50			50		ppm
Gain vs. Temperature											
G = 1			5	10		5	10		5	10	ppm/°C
G > 1 ¹			50			50			50		ppm/°C
VOLTAGE OFFSET	Total RTI error = $V_{OS1} + V_{OSO}/G$										
Input Offset, V_{OS1}			25	200		200	500		25	100	μV
Over Temperature				350			650			160	μV
Average Tempco			0.1	2		0.1	2		0.1	1	$\mu\text{V}/^\circ\text{C}$
Output Offset, V_{OSO}			200	1000		500	2000		200	500	μV
Over Temperature				1500			2600			1100	μV
Average Tempco			2.5	10		2.5	10		2.5	10	$\mu\text{V}/^\circ\text{C}$
Offset Referred to the Input vs. Supply (PSR)											
G = 1		80	100		80	100		80	100		dB
G = 10		100	120		100	120		100	120		dB
G = 100		100	130		100	130		100	130		dB
G = 1000		100	130		100	130		100	130		dB
INPUT CURRENT											
Input Bias Current			17	25		17	25		17	25	nA
Over Temperature				27.5			27.5			27.5	nA
Average Tempco			25			25			25		$\text{pA}/^\circ\text{C}$
Input Offset Current			0.25	2		0.25	2		0.25	2	nA
Over Temperature				2.5			2.5			2.5	nA
Average Tempco			5			5			5		$\text{pA}/^\circ\text{C}$
INPUT											
Input Impedance											
Differential			2 2			2 2			2 2		$\text{G}\Omega \text{pF}$
Common-Mode			2 2			2 2			2 2		$\text{G}\Omega \text{pF}$
Input Voltage Range ²	$V_S = +2.5\text{ V to } \pm 6\text{ V}$	$(-V_S) - 0.15$		$(+V_S) - 1.5$	$(-V_S) - 0.15$		$(+V_S) - 1.5$	$(-V_S) - 0.15$		$(+V_S) - 1.5$	V

Parameter	Test Conditions/ Comments	AD623A			AD623ARM			AD623B			Unit	
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max		
Common-Mode Rejection at 60 Hz with 1 k Ω Source Imbalance G = 1	$V_{CM} =$ +3.5V to -5.15V	70	80		70	80		77	86		dB	
	G = 10	90	100		90	100		94	100		dB	
	G = 100	105	110		105	110		105	110		dB	
	G = 1000	105	110		105	110		105	110		dB	
OUTPUT Output Swing	$R_L = 10\text{ k}\Omega,$ $V_S = \pm 5\text{ V}$	$(-V_S) +$ 0.2	$(+V_S) -$ 0.5		$(-V_S) +$ 0.2	$(+V_S) -$ 0.5		$(-V_S) +$ 0.2	$(+V_S) -$ 0.5		V	
	$R_L = 100\text{ k}\Omega$	$(-V_S) +$ 0.05	$(+V_S) -$ 0.15		$(-V_S) +$ 0.05	$(+V_S) -$ 0.15		$(-V_S) +$ 0.05	$(+V_S) -$ 0.15		V	
DYNAMIC RESPONSE Small Signal -3 dB Bandwidth	$V_S = \pm 5\text{ V}, 5\text{ V step}$	G = 1	800		800		800				kHz	
		G = 10	100		100		100				kHz	
		G = 100	10		10		10				kHz	
		G = 1000	2		2		2				kHz	
		Slew Rate	0.3		0.3		0.3					V/ μ s
		Settling Time to 0.01%										μ s
G = 1	30		30		30		30			μ s		
G = 10	20		20		20		20			μ s		

¹ Does not include effects of external resistor, R_G .² One input grounded. G = 1.

SPECIFICATIONS COMMON TO DUAL AND SINGLE SUPPLIES

Table 4.

Parameter	Test Conditions/ Comments	AD623A			AD623ARM			AD623B			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
NOISE											
Voltage Noise, 1 kHz	Total RTI noise = $\sqrt{(e_{ni})^2 + (2e_{no}/G)^2}$										
Input, Voltage Noise, e_{ni}		35			35			35			nV/ $\sqrt{\text{Hz}}$
Output, Voltage Noise, e_{no}		50			50			50			nV/ $\sqrt{\text{Hz}}$
RTI, 0.1 Hz to 10 Hz											
G = 1		3.0			3.0			3.0			$\mu\text{V p-p}$
G = 1000		1.5			1.5			1.5			$\mu\text{V p-p}$
Current Noise	f = 1 kHz	100			100			100			fA/ $\sqrt{\text{Hz}}$
0.1 Hz to 10 Hz		2.5			2.5			2.5			pA p-p
REFERENCE INPUT											
R_{IN}	$V_{IN+}, V_{REF} = 0\text{ V}$	100 \pm 20%			100 \pm 20%			100 \pm 20%			k Ω
I_{IN}		50 60			50 60			50 60			μA
Voltage Range		- V_S + V_S			- V_S + V_S			- V_S + V_S			V
Gain to Output		1 \pm 0.0002			1 \pm 0.0002			1 \pm 0.0002			V
POWER SUPPLY											
Operating Range	Dual supply	± 2.5 ± 6			± 2.5 ± 6			± 2.5 ± 6			V
	Single supply	2.7 12			2.7 12			2.7 12			V
Quiescent Current	Dual supply	375 550			375 550			375 550			μA
	Single supply	305 480			305 480			305 480			μA
Over Temperature		625			625			625			μA
TEMPERATURE RANGE											
For Specified Performance		-40 +85			-40 +85			-40 +85			$^{\circ}\text{C}$

ABSOLUTE MAXIMUM RATINGS

Table 5.

Parameter	Rating
Supply Voltage	12 V
Internal Power Dissipation ¹	650 mW
Differential Input Voltage	±6 V
Output Short-Circuit Duration	Indefinite
Storage Temperature Range	−65°C to +125°C
Operating Temperature Range	−40°C to +85°C
Lead Temperature (Soldering, 10 sec)	300°C

¹ Specification is for device in free air:
 8-Lead PDIP Package: $\theta_{JA} = 95^{\circ}\text{C}/\text{W}$
 8-Lead SOIC Package: $\theta_{JA} = 155^{\circ}\text{C}/\text{W}$
 8-Lead MSOP Package: $\theta_{JA} = 200^{\circ}\text{C}/\text{W}$

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. AD623 Pin Configuration

Table 6. Pin Function Descriptions

Pin No.	Mnemonic	Description
1	$-R_G$	Inverting Terminal of External Gain-Setting Resistor, R_G .
2	$-IN$	Inverting In-Amp Input.
3	$+IN$	Noninverting In-Amp Input.
4	$-V_S$	Negative Supply Terminal.
5	REF	In-Amp Output Reference Input. The voltage input establishes the common-mode voltage of the output.
6	OUTPUT	In-Amp Output.
7	$+V_S$	Positive Supply Terminal.
8	$+R_G$	Noninverting Terminal of External Gain Setting Resistor, R_G .

TYPICAL PERFORMANCE CHARACTERISTICS

At 25°C, $V_S = \pm 5\text{ V}$, and $R_L = 10\text{ k}\Omega$, unless otherwise noted.




Figure 3. Typical Distribution of Input Offset Voltage, N-8 and R-8 Package Options




Figure 6. Typical Distribution of Output Offset Voltage, $+V_S = 5\text{ V}$, $-V_S = 0\text{ V}$, $V_{REF} = -0.125\text{ V}$, N-8 and R-8 Package Options




Figure 4. Typical Distribution of Output Offset Voltage, N-8 and R-8 Package Options




Figure 7. Typical Distribution for Input Offset Current, N-8 and R-8 Package Options




Figure 5. Typical Distribution of Input Offset Voltage, $+V_S = 5\text{ V}$, $-V_S = 0\text{ V}$, $V_{REF} = -0.125\text{ V}$, N-8 and R-8 Package Options




Figure 8. Typical Distribution for Input Offset Current, $+V_S = 5\text{ V}$, $-V_S = 0\text{ V}$, $V_{REF} = -0.125\text{ V}$, N-8 and R-8 Package Options




Figure 9. Typical Distribution for CMRR (G = 1)




Figure 12. I_{BIAS} vs. Temperature




Figure 10. Voltage Noise Spectral Density vs. Frequency




Figure 13. Current Noise Spectral Density vs. Frequency




Figure 11. I_{BIAS} vs. CMV




Figure 14. I_{BIAS} vs. CMV, V_S = ±2.5 V




Figure 15. 0.1 Hz to 10 Hz Current Noise (0.71 pA/DIV)




Figure 16. 0.1 Hz to 10 Hz RTI Voltage Noise (1 DIV = 1 µV p-p)




Figure 17. Common-Mode Rejection (CMR) vs. Frequency, $+V_S = 5\text{ V}$, $-V_S = 0\text{ V}$, $V_{REF} = 2.5\text{ V}$, for Various Gain Settings (G)




Figure 18. CMR vs. Frequency for Various Gain Settings (G)




Figure 19. Gain vs. Frequency ($+V_S = 5\text{ V}$, $-V_S = 0\text{ V}$, $V_{REF} = 2.5\text{ V}$, for Various Gain Settings (G)




Figure 20. Maximum Output Voltage vs. Common-Mode Input, $G = 1$, $R_L = 100\text{ k}\Omega$ for Two Supply Voltages




Figure 21. Maximum Output Voltage vs. Common-Mode Input, $G \geq 10$, $R_L = 100 \Omega$, for Two Supply Voltages




Figure 22. Maximum Output Voltage vs. Common-Mode Input, $G = 1$, $+V_S = 5 V$, $-V_S = 0 V$, $R_L = 100 k\Omega$




Figure 23. Maximum Output Voltage vs. Common-Mode Input, $G \geq 10$, $+V_S = 5 V$, $-V_S = 0 V$, $R_L = 100 k\Omega$




Figure 24. Positive PSRR vs. Frequency




Figure 25. Positive PSRR vs. Frequency, $+V_S = 5 V$, $-V_S = 0 V$, for Various Gain Settings (G)




Figure 26. Negative PSRR vs. Frequency for Various Gain Settings (G)




Figure 27. Large Signal Response, $G \leq 10$ for Two Supply Voltages




Figure 30. Large Signal Pulse Response and Settling Time, $G = -10$ ($0.250 \text{ mV} = 0.01\%$), $C_L = 100 \text{ pF}$




Figure 28. Settling Time to 0.01% vs. Gain, for a 5 V Step at Output, $C_L = 100 \text{ pF}$




Figure 31. Large Signal Pulse Response and Settling Time, $G = 100$, $C_L = 100 \text{ pF}$




Figure 29. Large Signal Pulse Response and Settling Time, $G = -1$ ($0.250 \text{ mV} = 0.01\%$), $C_L = 100 \text{ pF}$




Figure 32. Large Signal Pulse Response and Settling Time, $G = -1000$ ($5 \text{ mV} = 0.01\%$), $C_L = 100 \text{ pF}$




Figure 33. Small Signal Pulse Response, $G = 1$, $R_L = 10\text{ k}\Omega$, $C_L = 100\text{ pF}$




Figure 36. Small Signal Pulse Response, $G = 1000$, $R_L = 10\text{ k}\Omega$, $C_L = 100\text{ pF}$




Figure 34. Small Signal Pulse Response, $G = 10$, $R_L = 10\text{ k}\Omega$, $C_L = 100\text{ pF}$




Figure 37. Gain Nonlinearity, $G = -1$ (50 ppm/DIV)




Figure 35. Small Signal Pulse Response, $G = 100$, $R_L = 10\text{ k}\Omega$, $C_L = 100\text{ pF}$






Figure 38. Gain Nonlinearity, $G = -10$ (6 ppm/DIV)



00778-039

Figure 39. Gain Nonlinearity, $G = -100$, 15 ppm/DIV



00778-040

Figure 40. Output Voltage Swing vs. Output Current

THEORY OF OPERATION

The AD623 is an instrumentation amplifier based on a modified classic 3-op-amp approach, to assure single- or dual-supply operation even at common-mode voltages at the negative supply rail. Low voltage offsets, input and output, as well as absolute gain accuracy, and one external resistor to set the gain, make the AD623 one of the most versatile instrumentation amplifiers in its class.

The input signal is applied to PNP transistors acting as voltage buffers and providing a common-mode signal to the input amplifiers (see Figure 41). An absolute value 50 kΩ resistor in each amplifier feedback assures gain programmability.

The differential output is

$$V_O = \left(1 + \frac{100 \text{ k}\Omega}{R_G} \right) V_C$$

The differential voltage is then converted to a single-ended voltage using the output amplifier, which also rejects any common-mode signal at the output of the input amplifiers.

Because the amplifiers can swing to either supply rail, as well as have their common-mode range extended to below the negative supply rail, the range over which the AD623 can operate is further enhanced (see Figure 20 and Figure 21).

The output voltage at Pin 6 is measured with respect to the potential at Pin 5. The impedance of the reference pin is 100 kΩ; therefore, in applications requiring voltage conversion, a small resistor between Pin 5 and Pin 6 is all that is needed.




Figure 41. Simplified Schematic

Because of the voltage feedback topology of the internal op amps, the bandwidth of the in-amp decreases with increasing gain. At unity gain, the output amplifier limits the bandwidth.

APPLICATIONS INFORMATION

BASIC CONNECTION

Figure 42 and Figure 43 show the basic connection circuits for the AD623. The $+V_S$ and $-V_S$ terminals are connected to the power supply. The supply can be either bipolar ($V_S = \pm 2.5$ V to ± 6 V) or single supply ($-V_S = 0$ V, $+V_S = 3.0$ V to 12 V). Capacitively decouple power supplies close to the power pins of the device. For best results, use surface-mount 0.1 μ F ceramic chip capacitors and 10 μ F electrolytic tantalum capacitors.




Figure 42. Dual-Supply Basic Connection




Figure 43. Single-Supply Basic Connection

The input voltage, which can be either single-ended (tie either $-IN$ or $+IN$ to ground) or differential, is amplified by the programmed gain. The output signal appears as the voltage difference between the OUTPUT pin and the externally applied voltage on the REF input. For a ground referenced output, REF must be grounded.

GAIN SELECTION

The gain of the AD623 is programmed by the R_G resistor, or more precisely, by whatever impedance appears between Pin 1 and Pin 8. The AD623 offers accurate gains using 0.1% to 1% tolerance resistors. Table 7 shows the required values of R_G for the various gains. Note that for $G = 1$, the R_G terminals are unconnected ($R_G = \infty$). For any arbitrary gain, R_G can be calculated by

$$R_G = 100 \text{ k}\Omega / (G - 1)$$

REFERENCE TERMINAL

The reference terminal potential defines the zero output voltage and is especially useful when the load does not share a precise ground with the rest of the system. It provides a direct means of injecting a precise offset to the output. The reference terminal is also useful when bipolar signals are being amplified because it can be used to provide a virtual ground voltage. The voltage on the reference terminal can be varied from $-V_S$ to $+V_S$.

Table 7. Required Values of Gain Resistors

Desired Gain	1% Standard Table Value of R_G	Calculated Gain Using 1% Resistors
2	100 k Ω	2
5	24.9 k Ω	5.02
10	11 k Ω	10.09
20	5.23 k Ω	20.12
33	3.09 k Ω	33.36
40	2.55 k Ω	40.21
50	2.05 k Ω	49.78
65	1.58 k Ω	64.29
100	1.02 k Ω	99.04
200	499 Ω	201.4
500	200 Ω	501
1000	100 Ω	1001

INPUT AND OUTPUT OFFSET VOLTAGE ERROR

The offset voltage (V_{OS}) of the AD623 is attributed to two sources: those originating in the two input stages where the in-amp gain is established, and those originating in the subtractor output stage. The output error is divided by the programmed gain when referred to the input. In practice, the input errors dominate at high gain settings, whereas the output error prevails when the gain is set at or near unity.

The V_{OS} error for any given gain is calculated as follows:

$$\begin{aligned} \text{Total Error Referred to Input (RTI)} \\ = \text{Input Error} + (\text{Output Error}/G) \end{aligned}$$

$$\begin{aligned} \text{Total Error Referred to Output (RTO)} \\ = (\text{Input Error} \times G) + \text{Output Error} \end{aligned}$$

The RTI offset errors and noise voltages for different gains are listed in Table 8.

INPUT PROTECTION

Internal supply-referenced clamping diodes allow the input, reference, output, and gain terminals of the AD623 to safely withstand overvoltages of 0.3 V above or below the supplies. This overvoltage protection is true at all gain settings and when cycling power on and off. Overvoltage protection is particularly important because the signal source and amplifier may be powered separately.

If the overvoltage is expected to exceed this value, the current through these diodes must be limited to about 10 mA using external current limiting resistors (see Figure 44). The size of this resistor is defined by the supply voltage and the required overvoltage protection.





Figure 44. Input Protection

RF INTERFERENCE

All instrumentation amplifiers can rectify high frequency out-of-band signals. Once rectified, these signals appear as dc offset errors at the output. The circuit in Figure 45 provides good RFI suppression without reducing performance within the pass band of the in-amp. Resistor R1 and Capacitor C1 (and likewise, R2 and C2) form a low-pass RC filter that has a -3 dB bandwidth equal to $f = 1/(2 \pi R1C1)$. Using the component values shown, this filter has a -3 dB bandwidth of approximately 40 kHz. The R1 and R2 resistors were selected to be large enough to isolate the input of the circuit from the capacitors, but not large enough to significantly increase the noise of the circuit. To preserve common-mode rejection in the pass band of the amplifier, the C1 and C2 capacitors must be 5% or better units, or low cost 20% units can be tested and binned to provide closely matched devices.



NOTES:
1. LOCATE C1 TO C3 AS CLOSE TO THE INPUT PINS AS POSSIBLE.

Figure 45. Circuit to Attenuate RF Interference

Capacitor C3 is needed to maintain common-mode rejection at low frequencies. R1/R2 and C1/C2 form a bridge circuit whose output appears across the input pins of the in-amp. Any mismatch between C1 and C2 unbalances the bridge and reduces the common-mode rejection. C3 ensures that any RF signals are common mode (the same on both in-amp inputs) and are not applied differentially. This second low-pass network, R1 + R2 and C3, has a -3 dB frequency equal to $1/(2\pi(R1 + R2)(C3))$. Using a C3 value of 0.047 μ F, the -3 dB signal bandwidth of this circuit is approximately 400 Hz. The typical dc offset shift over frequency is less than 1.5 μ V, and the RF signal rejection of the circuit is better than 71 dB. The 3 dB signal bandwidth of this circuit can be increased to 900 Hz by reducing R1 and R2 to 2.2 k Ω . The performance is similar to using 4 k Ω resistors, except that the circuitry preceding the in-amp must drive a lower impedance load.

Table 8. RTI Error Sources

Gain	Maximum Total Input Offset Error (μ V)		Maximum Total Input Offset Drift (μ V/ $^{\circ}$ C)		Total Input Referred Noise (nV/ \sqrt Hz)	
	AD623A	AD623B	AD623A	AD623B	AD623A	AD623B
1	1200	600	12	11	62	62
2	700	350	7	6	45	45
5	400	200	4	3	38	38
10	300	150	3	2	35	35
20	250	125	2.5	1.5	35	35
50	220	110	2.2	1.2	35	35
100	210	105	2.1	1.1	35	35
1000	200	100	2	1	35	35

The circuit in Figure 45 must be built using a printed circuit board (PCB) with a ground plane on both sides. All component leads must be as short as possible. The R1 and R2 resistors can be common 1% metal film units; however, the C1 and C2 capacitors must be $\pm 5\%$ tolerance devices to avoid degrading the common-mode rejection of the circuit. Either the traditional 5% silver mica units or Panasonic $\pm 2\%$ PPS film capacitors are recommended.

In many applications, shielded cables are used to minimize noise; for best CMR over frequency, the shield must be properly driven. Figure 46 shows an active guard driver that is configured to improve ac common-mode rejection by bootstrapping the capacitances of input cable shields, thus minimizing the capacitance mismatch between the inputs.




Figure 46. Common-Mode Shield Driver

00778-045

GROUNDING

Because the AD623 output voltage is developed with respect to the potential on the reference terminal, many grounding problems can be solved by simply tying the REF pin to the appropriate local ground. The REF pin must, however, be tied to a low impedance point for optimal CMR.

The use of ground planes is recommended to minimize the impedance of ground returns (and hence the size of dc errors). To isolate low level analog signals from a noisy digital environment, many data acquisition components have separate analog and digital ground returns (see Figure 47). All ground pins from mixed signal components, such as analog-to-digital converters (ADCs), must be returned through the high quality analog ground plane. Maximum isolation between analog and digital is achieved by connecting the ground planes back at the supplies. The digital return currents from the ADC that flow in the analog ground plane, in general, have a negligible effect on noise performance.

If there is only a single power supply available, it must be shared by both digital and analog circuitry. Figure 48 shows how to minimize interference between the digital and analog circuitry. As in the previous case, use separate analog and digital ground planes (reasonably thick traces can be used as an alternative to a digital ground plane). These ground planes must be connected at the ground pin of the power supply. Run separate traces from the power supply to the supply pins of the digital and analog circuits. Ideally, each device has its own power supply trace, but these can be shared by a number of devices, as long as a single trace is not used to route current to both digital and analog circuitry.




Figure 47. Optimal Grounding Practice for a Bipolar Supply Environment with Separate Analog and Digital Supplies

00778-046




Figure 48. Optimal Ground Practice in a Single-Supply Environment

00778-047

Ground Returns for Input Bias Currents

Input bias currents are those dc currents that must flow to bias the input transistors of an amplifier. These are usually transistor base currents. When amplifying floating input sources, such as transformers or ac-coupled sources, there must be a direct dc path into each input so that the bias current can flow. Figure 49, Figure 50, and Figure 51 show how a bias current path can be provided for the cases of transformer coupling, thermocouple, and capacitive ac coupling. In dc-coupled resistive bridge applications, providing this path is generally not necessary because the bias current simply flows from the bridge supply through the bridge into the amplifier. However, if the impedances that the two inputs see are large and differ by a large amount ($>10\text{ k}\Omega$), the offset current of the input stage causes dc errors proportional with the input offset voltage of the amplifier.




Figure 49. Ground Returns for Bias Currents with Transformer-Coupled Inputs




Figure 50. Ground Returns for Bias Currents with Thermocouple Inputs




Figure 51. Ground Returns for Bias Currents with AC-Coupled Inputs

Output Buffering

The AD623 is designed to drive loads of $10\text{ k}\Omega$ or greater. If the load is less than this value, the output of the AD623 must be buffered with a precision single-supply op amp, such as the OP113. This op amp can swing from 0 V to 4 V on its output while driving a load as small as $600\ \Omega$. Table 9 summarizes the performance of some buffer op amps.




Figure 52. Output Buffering

Table 9. Buffering Options

Op Amp	Description
OP113	Single-supply, high output current
OP191	Rail-to-rail input and output, low supply current

Single-Supply Data Acquisition System

Interfacing bipolar signals to single-supply ADCs presents a challenge. The bipolar signal must be mapped into the input range of the ADC. Figure 53 shows how this translation can be achieved.




Figure 53. A Single-Supply Data Acquisition System

The bridge circuit is excited by a 5 V supply. The full-scale output voltage from the bridge ($\pm 10\text{ mV}$) therefore has a common-mode level of 2.5 V . The AD623 removes the common-mode component and amplifies the input signal by a factor of 100 ($R_{GAIN} = 1.02\text{ k}\Omega$), which results in an output signal of $\pm 1\text{ V}$. To prevent this signal from running into the ground rail of the AD623, the voltage on the REF pin must be raised to at least 1 V . In this example, the 2 V reference voltage from the AD7776 ADC biases the output voltage of the AD623 to $2\text{ V} \pm 1\text{ V}$, which corresponds to the input range of the ADC.

Table 10. Maximum Attainable Gain and Resulting Output Swing for Different Input Conditions

V _{CM}	V _{DIFF}	REF Pin	Supply Voltages	Maximum Gain	Closest 1% Gain Resistor	Resulting Gain	Output Swing
0V	±10 mV	2.5V	+5V	118	866 Ω	116	±1.2V
0V	±100 mV	2.5V	+5V	11.8	9.31 kΩ	11.7	±1.1V
0V	±10 mV	0V	±5V	490	205 Ω	488	±4.8V
0V	±100 mV	0V	±5V	49	2.1 kΩ	48.61	±4.8V
0V	±1V	0V	±5V	4.9	26.1 kΩ	4.83	±4.8V
2.5V	±10 mV	2.5V	+5V	242	422 Ω	238	±2.3V
2.5V	±100 mV	2.5V	+5V	24.2	4.32 kΩ	24.1	±2.4V
2.5V	±1V	2.5V	+5V	2.42	71.5 kΩ	2.4	±2.4V
1.5V	±10 mV	1.5V	+3V	142	715 Ω	141	±1.4V
1.5V	±100 mV	1.5V	+3V	14.2	7.68 kΩ	14	±1.4V
0V	±10 mV	1.5V	+3V	118	866 Ω	116	±1.1V
0V	±100 mV	1.5V	+3V	11.8	9.31 kΩ	11.74	±1.1V

ADDITIONAL INFORMATION

For an updated design of the [AD623](#), see the [AD8223](#).

For a selection guide to all Analog Devices instrumentation amplifiers, see the [Instrumentation Amplifiers](#) page on the Analog Devices website at www.analog.com.

For additional information on in-amps, refer to the following:

[MT-061. Instrumentation Amplifier \(In-Amp\) Basics.](#)
Analog Devices, Inc.

[MT-070. In-Amp Input RFI Protection.](#) Analog Devices, Inc.

Counts, Lew and Charles Kitchen. *A Designer's Guide to Instrumentation Amplifiers*. 3rd edition. Analog Devices, Inc., 2006.

EVALUATION BOARD

GENERAL DESCRIPTION

The [EVAL-INAMP-62RZ](#) can be used to evaluate the [AD620](#), [AD621](#), [AD622](#), [AD623](#), [AD627](#), [AD8223](#), and [AD8225](#) instrumentation amplifiers. In addition to the basic in-amp connection, circuit options enable the user to adjust the offset voltage, apply an output reference, or provide shield drivers with user supplied components. The board is shipped with an assortment of instrumentation amplifier ICs in the legacy SOIC pinout, such as the [AD620](#), [AD621](#), [AD622](#), [AD623](#), [AD8223](#), and [AD8225](#). The board also has an alternative footprint for a through-hole, 8-lead PDIP.

Figure 56 shows a photograph of the evaluation boards for all Analog Devices instrumentation amplifiers. For additional information, see the [EVAL-INAMP](#) user guide ([UG-261](#)).





Figure 56. Evaluation Boards for Analog Devices In-Amps

00778-056


OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-001
 CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN. CORNER LEADS MAY BE CONFIGURED AS WHOLE OR HALF LEADS.

Figure 57. 8-Lead Plastic Dual In-Line Package [PDIP] Narrow Body (N-8)
 Dimensions shown in inches and (millimeters)


070606-A



COMPLIANT TO JEDEC STANDARDS MS-012-AA
 CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 58. 8-Lead Standard Small Outline Package [SOIC_N] Narrow Body (R-8)
 Dimensions shown in millimeters and (inches)

012407-A



COMPLIANT TO JEDEC STANDARDS MO-187-AA

Figure 59. 8-Lead Mini Small Outline Package [MSOP] (RM-8)

Dimensions shown in millimeters

1047-2009-B



ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option	Branding
AD623ANZ	-40°C to +85°C	8-Lead Plastic Dual In-Line Package [PDIP]	N-8	
AD623ARZ	-40°C to +85°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8	
AD623ARZ-R7	-40°C to +85°C	8-Lead Standard Small Outline Package [SOIC_N], 7" Tape and Reel	R-8	
AD623ARZ-RL	-40°C to +85°C	8-Lead SOIC, 13" Tape and Reel	R-8	
AD623ARMZ	-40°C to +85°C	8-Lead Mini Small Outline Package [MSOP]	RM-8	JOA
AD623ARMZ-REEL	-40°C to +85°C	8-Lead Mini Small Outline Package [MSOP], 13" Tape and Reel	RM-8	JOA
AD623ARMZ-REEL7	-40°C to +85°C	8-Lead Mini Small Outline Package [MSOP], 7" Tape and Reel	RM-8	JOA
AD623BNZ	-40°C to +85°C	8-Lead Plastic Dual In-Line Package [PDIP]	N-8	
AD623BRZ	-40°C to +85°C	8-Lead Standard Small Outline Package [SOIC_N]	R-8	
AD623BRZ-R7	-40°C to +85°C	8-Lead Standard Small Outline Package [SOIC_N], 7" Tape and Reel	R-8	
AD623BRZ-RL	-40°C to +85°C	8-Lead Standard Small Outline Package [SOIC_N], 13" Tape and Reel	R-8	
EVAL-INAMP-62RZ		Evaluation Board		

¹ Z = RoHS Compliant Part.

Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

-  [View AD623AR on WIN SOURCE](#)
-  [Analog Devices Inc. Information](#)

Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management