

HIGH PRECISION, LOW NOISE OPERATIONAL AMPLIFIER

Check for Samples: [OPA2227-EP](#)

FEATURES


- **Low Noise:** 3 nV/√Hz
- **Wide Bandwidth:** 8 MHz, 2.3 V/μs
- **Settling Time:** 5 μs
- **High CMRR:** 138 dB (Typical)
- **High Open-Loop Gain:** 160 dB (Typical)
- **Low Input Bias Current:** 10 nA Maximum at 25°C
- **Low Offset Voltage:** 100 μV Maximum at 25°C
- **Wide Supply Range:** ±2.5 V to ±18 V

APPLICATIONS

- Data Acquisition
- Telecom Equipment
- Geophysical Analysis
- Vibration Analysis
- Spectral Analysis
- Professional Audio Equipment
- Active Filters
- Power Supply Control

SUPPORTS DEFENSE, AEROSPACE, AND MEDICAL APPLICATIONS

- **Controlled Baseline**
- **One Assembly and Test Site**
- **One Fabrication Site**
- **Available in Military (–55°C to 125°C) Temperature Range ⁽¹⁾**
- **Extended Product Life Cycle**
- **Extended Product-Change Notification**
- **Product Traceability**



(1) Additional temperature ranges available - contact factory

DESCRIPTION

The OPA2227 operational amplifier combines low noise and wide bandwidth with high precision to make it the ideal choice for applications requiring both ac and precision dc performance.

The OPA2227 is unity-gain stable and features high slew rate (2.3 V/μs) and wide bandwidth (8 MHz).

The OPA2227 operational amplifier is ideal for professional audio equipment. In addition, low quiescent current and low cost make them ideal for portable applications requiring high precision.

The OPA2227 operational amplifier is a pin-for-pin replacement for the industry standard OP-27 with substantial improvements across the board. The dual and quad versions are available for space savings and perchannel cost reduction.

The OPA2227 is available in an SOIC-8 package. Operation is specified from –55°C to 125°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION⁽¹⁾

T _A	PACKAGE	TOP-SIDE MARKING	ORDERABLE PART NUMBER	VID NUMBER	TRANSPORT MEDIA
-55°C to 125°C	SOIC-8 – D	2227EP	OPA2227MDREP	V62/12610-01XE	Tape and Reel, large
			OPA2227MDEP	V62/12610-01XE-T	Tube

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

	VALUE	UNIT
Supply voltage	±18	V
Signal input terminals	Voltage	(V ₋) – 0.7 to (V ₊) + 0.7
	Current	20
Output short-circuit (to ground) ⁽²⁾	Continuous	
Operating temperature	-55 to 125	°C
Storage temperature	-65 to 150	°C
Junction temperature	150	°C
Lead temperature (soldering, 10 s)	300	°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) One channel per package.

THERMAL INFORMATION

THERMAL METRIC ⁽¹⁾		OPA2227	UNITS
		D	
		8 PINS	
θ_{JA}	Junction-to-ambient thermal resistance ⁽²⁾	91.9	°C/W
θ_{JCTop}	Junction-to-case (top) thermal resistance ⁽³⁾	39.9	
θ_{JB}	Junction-to-board thermal resistance ⁽⁴⁾	40.6	
ψ_{JT}	Junction-to-top characterization parameter ⁽⁵⁾	3.9	
ψ_{JB}	Junction-to-board characterization parameter ⁽⁶⁾	39.6	
θ_{JCbott}	Junction-to-case (bottom) thermal resistance ⁽⁷⁾	N/A	

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter, ψ_{JT} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter, ψ_{JB} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining θ_{JA} , using a procedure described in JESD51-2a (sections 6 and 7).
- (7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

ELECTRICAL CHARACTERISTICS


 At $T_A = 25^\circ\text{C}$, $V_S = \pm 5\text{ V}$ to $\pm 15\text{ V}$, $R_L = 10\text{ k}\Omega$ (unless otherwise noted).

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET VOLTAGE					
Input offset voltage (V_{OS})			± 5	± 100	μV
vs Temperature, $T_A = -55^\circ\text{C}$ to 125°C			± 10	± 250	μV
vs Temperature (dV_{OS}/dT), $T_A = -55^\circ\text{C}$ to 125°C			± 0.1		$\mu\text{V}/^\circ\text{C}$
vs Power supply (PSRR) $T_A = -55^\circ\text{C}$ to 125°C	$V_S = \pm 2.5\text{ V}$ to $\pm 18\text{ V}$		± 0.5	± 2.1	$\mu\text{V}/\text{V}$
vs Time			0.2		$\mu\text{V}/\text{mo}$
Channel separation (dual)	dc		0.2		$\mu\text{V}/\text{V}$
	$f = 1\text{ kHz}$, $R_L = 5\text{ k}\Omega$		110		dB
INPUT BIAS CURRENT					
Input bias current (I_B)			± 2.5	± 10	nA
$T_A = -55^\circ\text{C}$ to 125°C		See Typical Characteristics			
Input offset current (I_{OS})			± 2.5	± 10	nA
$T_A = -55^\circ\text{C}$ to 125°C		See Typical Characteristics			
NOISE					
Input voltage noise, $f = 0.1\text{ Hz}$ to 10 Hz			90		nVp-p
			15		nVrms
Input voltage noise density (e_n)	$f = 10\text{ Hz}$		3.5		$\text{nV}/\sqrt{\text{Hz}}$
	$f = 100\text{ Hz}$		3		$\text{nV}/\sqrt{\text{Hz}}$
	$f = 1\text{ kHz}$		3		$\text{nV}/\sqrt{\text{Hz}}$
Current noise density (i_n), $f = 1\text{ kHz}$			0.4		$\text{pA}/\sqrt{\text{Hz}}$
INPUT VOLTAGE RANGE					
Common-mode voltage range (V_{CM})		$(V_-) + 2$		$(V_+) - 2$	V
$T_A = -55^\circ\text{C}$ to 125°C					
Common-mode rejection (CMRR)	$V_{CM} = (V_-) + 2\text{ V}$ to $(V_+) - 2\text{ V}$	120	138		dB
$T_A = -55^\circ\text{C}$ to 125°C		108	138		dB
INPUT IMPEDANCE					
Differential	Open-loop voltage gain (A_{OL})		$10^7 \parallel 12$		$\Omega \parallel \text{pF}$
Common-mode	$V_{CM} = (V_-) + 2\text{ V}$ to $(V_+) - 2\text{ V}$		$10^9 \parallel 3$		$\Omega \parallel \text{pF}$
OPEN-LOOP GAIN					
Open-loop voltage gain (A_{OL})	$V_O = (V_-) + 2\text{ V}$ to $(V_+) - 2\text{ V}$, $R_L = 10\text{ k}\Omega$	132	160		
$T_A = -55^\circ\text{C}$ to 125°C		112	160		dB
	$V_O = (V_-) + 3.5\text{ V}$ to $(V_+) - 3.5\text{ V}$, $R_L = 600\ \Omega$	132	160		
$T_A = -55^\circ\text{C}$ to 125°C		112	160		
FREQUENCY RESPONSE					
Gain bandwidth product (GBW)			8		MHz
Slew rate (SR)			2.3		V/ μs
Settling time:	0.1%	$G = 1$, 10-V Step, $C_L = 100\text{ pF}$	5		μs
	0.01%	$G = 1$, 10-V Step, $C_L = 100\text{ pF}$	5.6		μs
Overload recovery time		$V_{IN} \times G = V_S$	1.3		μs
Total harmonic distortion + noise (THD+N)		$f = 1\text{ kHz}$, $G = 1$, $V_O = 3.5\text{ Vrms}$	0.00005		%
OUTPUT					
Voltage output					
$T_A = -55^\circ\text{C}$ to 125°C	$R_L = 10\text{ k}\Omega$	$(V_-) + 2$		$(V_+) - 2$	V
$T_A = -55^\circ\text{C}$ to 125°C	$R_L = 600\ \Omega$	$(V_-) + 3.5$		$(V_+) - 3.5$	
Short-circuit current (I_{SC})			± 45		mA
Capacitive load drive (C_{LOAD})		See Typical Characteristics			
POWER SUPPLY					
Specified voltage range (V_S)		± 5		± 15	V
Operating voltage range		± 2.5		± 18	V
Quiescent current (per amplifier) (I_Q)	$I_Q = 0\text{ A}$		± 3.7	± 3.95	

ELECTRICAL CHARACTERISTICS (continued)

At $T_A = 25^\circ\text{C}$, $V_S = \pm 5\text{ V}$ to $\pm 15\text{ V}$, $R_L = 10\text{ k}\Omega$ (unless otherwise noted).

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$T_A = -55^\circ\text{C}$ to 125°C	$I_O = 0\text{ A}$			± 4.30	mA
TEMPERATURE RANGE					
Specified temperature range		-55		125	$^\circ\text{C}$
Operating temperature range		-55		125	$^\circ\text{C}$
Storage temperature range		-65		150	$^\circ\text{C}$









- A. See datasheet for absolute maximum and minimum recommended operating conditions.
- B. Silicon operating life design goal is 10 years at 105°C junction temperature (does not include package interconnect life).

Figure 1. OPA2227-EP Wirebond Life Derating Chart







TYPICAL CHARACTERISTICS

At $T_A = 25^\circ\text{C}$, $R_L = 10\text{ k}\Omega$, $V_S = \pm 15\text{ V}$ (unless otherwise noted).



TYPICAL CHARACTERISTICS (continued)


At $T_A = 25^\circ\text{C}$, $R_L = 10\text{ k}\Omega$, $V_S = \pm 15\text{ V}$ (unless otherwise noted).




TYPICAL CHARACTERISTICS (continued)

At $T_A = 25^\circ\text{C}$, $R_L = 10\text{ k}\Omega$, $V_S = \pm 15\text{ V}$ (unless otherwise noted).


QUIESCENT CURRENT vs TEMPERATURE




QUIESCENT CURRENT vs SUPPLY VOLTAGE




SLEW RATE vs TEMPERATURE




CHANGE IN INPUT BIAS CURRENT vs POWER SUPPLY VOLTAGE



CHANGE IN INPUT BIAS CURRENT vs COMMON-MODE VOLTAGE









SETTLING TIME vs CLOSED-LOOP GAIN



TYPICAL CHARACTERISTICS (continued)

At $T_A = 25^\circ\text{C}$, $R_L = 10\text{ k}\Omega$, $V_S = \pm 15\text{ V}$ (unless otherwise noted).



APPLICATION INFORMATION

Basic Connection

The OPA2227 is a precision operational amplifier with very low noise. It is unity-gain stable with a slew rate of 2.3 V/ μ s and 8-MHz bandwidth. Applications with noisy or high impedance power supplies may require decoupling capacitors close to the device pins. In most cases, 0.1- μ F capacitors are adequate.

Offset Voltage and Drift

The OPA2227 has very low offset voltage and drift. To achieve highest dc precision, circuit layout and mechanical conditions should be optimized. Connections of dissimilar metals can generate thermal potentials at the op amp inputs which can degrade the offset voltage and drift. These thermocouple effects can exceed the inherent drift of the amplifier and ultimately degrade its performance. The thermal potentials can be made to cancel by assuring that they are equal at both input terminals. In addition:

- Keep thermal mass of the connections made to the two input terminals similar.
- Locate heat sources as far as possible from the critical input circuitry.
- Shield operational amplifier and input circuitry from air currents such as those created by cooling fans.

Operating Voltage

OPA2227 operational amplifier operates from ± 2.5 -V to ± 18 -V supplies with excellent performance. Unlike most operational amplifiers which are specified at only one supply voltage, the OPA2227 is specified for real-world applications; a single set of specifications applies over the ± 5 -V to ± 15 -V supply range. Specifications are assured for applications between ± 5 -V and ± 15 -V power supplies. Some applications do not require equal positive and negative output voltage swing. Power supply voltages do not need to be equal. The OPA2227 can operate with as little as 5 V between the supplies and with up to 36 V between the supplies. For example, the positive supply could be set to 25 V with the negative supply at -5 V or vice-versa. In addition, key parameters are assured over the specified temperature range, -55°C to 125°C . Parameters which vary significantly with operating voltage or temperature are shown in the Typical Performance Curves.

Offset Voltage Adjustment

The OPA2227 is laser-trimmed for very low offset and drift so most applications will not require external adjustment.

Input Protection

Back-to-back diodes (see [Figure 2](#)) are used for input protection on the OPA2227. Exceeding the turn-on threshold of these diodes, as in a pulse condition, can cause current to flow through the input protection diodes due to the amplifier's finite slew rate. Without external current-limiting resistors, the input devices can be destroyed. Sources of high input current can cause subtle damage to the amplifier. Although the unit may still be functional, important parameters such as input offset voltage, drift, and noise may shift.




Figure 2. Pulsed Operation

When using the OPA2227 as a unity-gain buffer (follower), the input current should be limited to 20 mA. This can be accomplished by inserting a feedback resistor or a resistor in series with the source. Sufficient resistor size can be calculated:

$$R_X = V_S / 20 \text{ mA} - R_{\text{SOURCE}} \quad (1)$$

where R_x is either in series with the source or inserted in the feedback path. For example, for a 10-V pulse ($V_S = 10\text{ V}$), total loop resistance must be $500\ \Omega$. If the source impedance is large enough to sufficiently limit the current on its own, no additional resistors are needed. The size of any external resistors must be carefully chosen since they will increase noise. See the Noise Performance section of this data sheet for further information on noise calculation. Figure 2 shows an example implementing a current limiting feedback resistor.

Input Bias Current Cancellation

The input bias current of the OPA2227 is internally compensated with an equal and opposite cancellation current. The resulting input bias current is the difference between with input bias current and the cancellation current. The residual input bias current can be positive or negative.

When the bias current is cancelled in this manner, the input bias current and input offset current are approximately equal. A resistor added to cancel the effect of the input bias current (as shown in Figure 3) may actually increase offset and noise and is therefore not recommended.

Conventional Op Amp Configuration




Figure 3. Input Bias Current Cancellation

Noise Performance

Figure 4 shows total circuit noise for varying source impedances with the operational amplifier in a unity-gain configuration (no feedback resistor network, therefore no additional noise contributions). Two different operational amplifiers are shown with total circuit noise calculated. The OPA2227 has very low voltage noise, making it ideal for low source impedances (less than $20\text{ k}\Omega$). A similar precision operational amplifier, the OPA277, has somewhat higher voltage noise but lower current noise. It provides excellent noise performance at moderate source impedance ($10\text{ k}\Omega$ to $100\text{ k}\Omega$). Above $100\text{ k}\Omega$, a FET-input op amp such as the OPA132 (very low current noise) may provide improved performance. The equation is shown for the calculation of the total circuit noise. Note that e_n = voltage noise, i_n = current noise, R_S = source impedance, k = Boltzmann’s constant = $1.38 \times 10^{-23}\text{ J/K}$ and T is temperature in K. For more details on calculating noise, see “Basic Noise Calculations.”




Figure 4. Noise Performance of the OPA2227 in Unity-Gain Buffer Configuration

Basic Noise Calculations


Design of low noise operational amplifier circuits requires careful consideration of a variety of possible noise contributors: noise from the signal source, noise generated in the operational amplifier, and noise from the feedback network resistors. The total noise of the circuit is the root-sum-square combination of all noise components.

The resistive portion of the source impedance produces thermal noise proportional to the square root of the resistance. This function is shown plotted in [Figure 4](#). Since the source impedance is usually fixed, select the operational amplifier and the feedback resistors to minimize their contribution to the total noise.

[Figure 4](#) shows total noise for varying source impedances with the operational amplifier in a unity-gain configuration (no feedback resistor network and therefore no additional noise contributions). The operational amplifier itself contributes both a voltage noise component and a current noise component. The voltage noise is commonly modeled as a time-varying component of the offset voltage. The current noise is modeled as the time-varying component of the input bias current and reacts with the source resistance to create a voltage component of noise. Consequently, the lowest noise operational amplifier for a given application depends on the source impedance. For low source impedance, current noise is negligible and voltage noise generally dominates. For high source impedance, current noise may dominate.

[Figure 5](#) shows both inverting and noninverting operational amplifier circuit configurations with gain. In circuit configurations with gain, the feedback network resistors also contribute noise. The current noise of the operational amplifier reacts with the feedback resistors to create additional noise components. The feedback resistor values can generally be chosen to make these noise sources negligible. The equations for total noise are shown for both configurations.

Noise in Noninverting Gain Configuration



Noise at the output:


$$E_o^2 = \left(1 + \frac{R_2}{R_1}\right)^2 e_n^2 + e_1^2 + e_2^2 + (i_n R_2)^2 + e_s^2 + (i_n R_s)^2 \left(1 + \frac{R_2}{R_1}\right)^2$$

Where $e_s = \sqrt{4kTR_s} \cdot \left(1 + \frac{R_2}{R_1}\right)$ = thermal noise of R_s

$e_1 = \sqrt{4kTR_1} \cdot \left(\frac{R_2}{R_1}\right)$ = thermal noise of R_1

$e_2 = \sqrt{4kTR_2}$ = thermal noise of R_2

Noise in Inverting Gain Configuration



Noise at the output:

$$E_o^2 = \left(1 + \frac{R_2}{R_1 + R_s}\right)^2 e_n^2 + e_1^2 + e_2^2 + (i_n R_2)^2 + e_s^2$$

Where $e_s = \sqrt{4kTR_s} \cdot \left(\frac{R_2}{R_1 + R_s}\right)$ = thermal noise of R_s

$e_1 = \sqrt{4kTR_1} \cdot \left(\frac{R_2}{R_1 + R_s}\right)$ = thermal noise of R_1

$e_2 = \sqrt{4kTR_2}$ = thermal noise of R_2

For op amps at 1kHz, $e_n = 3nV/\sqrt{Hz}$ and $i_n = 0.4pA/\sqrt{Hz}$.

Figure 5. Noise Calculation in Gain Configurations

Figure 6 shows the 0.1-Hz to 10-Hz bandpass filter used to test the noise of the OPA2227. The filter circuit was designed using Texas Instruments' FilterPro software (available at www.ti.com). Figure 7 shows the configuration of the OPA2227 for noise testing.




Figure 6. 0.1-Hz to 10-Hz Bandpass Filter Used to Test Wideband Noise of the OPA2227




Figure 7. Noise Test Circuit




Figure 8. Three-Pole, 20-kHz Low Pass, 0.5-dB Chebyshev Filter




Figure 9. Long-Wavelength Infrared Detector Amplifier




Figure 10. Headphone Amplifier




Figure 11. Three-Band ActiveTone Control (Bass, Midrange and Treble)

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Top-Side Markings (4)	Samples
OPA2227MDREP	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-55 to 125	2227EP	Samples
V62/12610-01XE	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR	-55 to 125	2227EP	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF OPA2227-EP :

- Catalog: [OPA2227](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA2227MDREP	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA2227MDREP	SOIC	D	8	2500	367.0	367.0	35.0



D0008A

PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



4214825/C 02/2019

NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed $.006$ [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2019, Texas Instruments Incorporated

Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

 [View OPA2227MDREP](#) on WIN SOURCE

 [Texas Instruments](#) Information

Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management