



THE DATASHEET OF DAC8803IDBT



Quad, Serial Input 14-Bit Multiplying Digital-to-Analog Converter

FEATURES

- **Relative Accuracy: 1 LSB Max**
- **Differential Nonlinearity: 1 LSB Max**
- **2-mA Full-Scale Current**
with $V_{REF} = \pm 10\text{ V}$
- **0.5- μs Settling Time**
- **Midscale or Zero-Scale Reset**
- **Four Separate 4Q Multiplying Reference Inputs**
- **Reference Bandwidth: 10 MHz**
- **Reference Dynamics: -105 dB THD**
- **SPI™-Compatible 3-Wire Interface: 50-MHz**
- **Double Buffered Registers Enable**
- **Simultaneous Multichannel Update**
- **Internal Power-On Reset**
- **Compact SSOP-28 Package**
- **Industry-Standard Pin Configuration**

APPLICATIONS

- **Automatic Test Equipment**
- **Instrumentation**
- **Digitally-Controlled Calibration**


DESCRIPTION

The DAC8803 is a quad, 14-bit, current-output digital-to-analog converter (DAC) designed to operate from a single +2.7-V to 5-V supply.

The applied external reference input voltage V_{REF} determines the full-scale output current. An internal feedback resistor (R_{FB}) provides temperature tracking for the full-scale output when combined with an external I-to-V precision amplifier.

A doubled buffered serial data interface offers high-speed, 3-wire, SPI and microcontroller compatible inputs using serial data in (SDI), clock (CLK), and a chip select ($\overline{CS}$). In addition, a serial data out pin (SDO) allows for daisy chaining when multiple packages are used. A common level-sensitive load DAC strobe ($\overline{LDAC}$) input allows simultaneous update of all DAC outputs from previously loaded input registers. Additionally, an internal power-on reset forces the output voltage to zero at system turn on. An MSB pin allows system reset assertion ($\overline{RS}$) to force all registers to zero code when MSB = 0, or to half-scale code when MSB = 1.

The DAC8803 is packaged in an SSOP package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SPI is a trademark of Motorola, Inc.

All trademarks are the property of their respective owners.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION⁽¹⁾

PRODUCT	MINIMUM RELATIVE ACCURACY (LSB)	DIFFERENTIAL NONLINEARITY (LSB)	SPECIFIED TEMPERATURE RANGE	PACKAGE- LEAD	PACKAGE DESIGNATOR	ORDERING NUMBER	TRANSPORT MEDIA QUANTITY
DAC8803	±1	±1	-40°C to +85°C	SSOP-28	DB	DAC8803IDBT	Tape and Reel, 250
						DAC8803IDBR	Tape and Reel, 2500

- (1) For the most current specifications and package information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

	DAC8803	UNIT
V_{DD} to GND	-0.3 to +8	V
V_{REF} to GND	-18 to +18	V
Logic inputs and output to GND	-0.3 to +8	V
$V(I_{OUT})$ to GND	-0.3 to $V_{DD} + 0.3$	V
A_{GNDX} to DGND	-0.3 to +0.3	V
Input current to any pin except supplies	±50	mA
Package power dissipation	$(T_{Jmax} - T_A)/\theta_{JA}$	W
Thermal resistance, θ_{JA}	28-Lead shrink surface-mount (RS-28)	100
		°C/W
Maximum junction temperature (T_{Jmax})	150	°C
Operating temperature range, Model A	-40 to +85	°C
Storage temperature range	-65 to +150	°C

- (1) Stresses above those listed under absolute maximum ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

$V_{DD} = +2.7\text{ V}$ to $+5.5\text{ V}$; $I_{OUTX} = \text{Virtual GND}$, $A_{GNDX} = 0\text{ V}$, $V_{REFA, B, C, D} = 10\text{ V}$, $T_A = \text{full operating temperature range}$, unless otherwise noted.

PARAMETER	SYMBOL	CONDITIONS	DAC8803			UNIT	
			MIN	TYP	MAX		
STATIC PERFORMANCE ⁽¹⁾							
Resolution			14			Bits	
Relative accuracy			±1			LSB	
Differential nonlinearity	DNL		±1			LSB	
Output leakage current	I _{OUTX}	Data = 0000h, T _A = 25°C	10			nA	
	I _{OUTX}	Data = 0000h, T _A = T _A max	20			nA	
Full-scale gain error	G _{FSE}	Data = 3FFFh	±0.75	±3		mV	
Full-scale tempco ⁽²⁾	TCV _{FS}		1			ppm/°C	
Feedback resistor	R _{FBX}	V _{DD} = 5 V				kΩ	
REFERENCE INPUT							
V _{REFX} Range	V _{REFX}		-15	15		V	
Input resistance	R _{REFX}		4	5	6	kΩ	
Input resistance match	R _{REFX}	Channel-to-channel	1			%	
Input capacitance ⁽²⁾	C _{REFX}		5			pF	
ANALOG OUTPUT							
Output current	I _{OUTX}	Data = 3FFFh	1.6	2.5		mA	
Output capacitance ⁽²⁾	C _{OUTX}	Code-dependent	50			pF	
LOGIC INPUTS AND OUTPUT							
Input low voltage	V _{IL}	V _{DD} = +2.7 V	0.6			V	
	V _{IL}	V _{DD} = +5 V	0.8			V	
Input high voltage	V _{IH}	V _{DD} = +2.7 V	2.1			V	
	V _{IH}	V _{DD} = +5 V	2.4			V	
Input leakage current	I _{IL}		1			μA	
Input capacitance ⁽²⁾	C _{IL}		10			pF	
Logic output low voltage	V _{OL}	I _{OL} = 1.6 mA	0.4			V	
Logic output high voltage	V _{OH}	I _{OH} = 100 μA	4			V	
INTERFACE TIMING ^{(2), (3)}							
Clock width high	t _{CH}		25			ns	
Clock width low	t _{CL}		25			ns	
$\overline{CS}$ to Clock setup	t _{CSS}		0			ns	
Clock to $\overline{CS}$ hold	t _{CSH}		25			ns	
Clock to SDO prop delay	t _{PD}		2			20	ns
Load DAC pulsewidth	t _{LDAC}		25			ns	
Data setup	t _{DS}		20			ns	
Data hold	t _{DH}		20			ns	
Load setup	t _{LDS}		5			ns	
Load hold	t _{LDH}		25			ns	

(1) All static performance tests (except I_{OUT}) are performed in a closed-loop system using an external precision OPA277 I-to-V converter amplifier. The DAC8803 R_{FB} terminal is tied to the amplifier output. Typical values represent average readings measured at 25°C .

(2) These parameters are specified by design and not subject to production testing.

(3) All input control signals are specified with $t_R = t_F = 2.5\text{ ns}$ (10% to 90% of 3 V) and timed from a voltage level of 1.5 V.


ELECTRICAL CHARACTERISTICS (continued)

$V_{DD} = +2.7\text{ V to }+5.5\text{ V}$; $I_{OUTX} = \text{Virtual GND}$, $A_{GNDX} = 0\text{ V}$, $V_{REFA, B, C, D} = 10\text{ V}$, $T_A = \text{full operating temperature range}$, unless otherwise noted.

PARAMETER	SYMBOL	CONDITIONS	DAC8803			UNIT
			MIN	TYP	MAX	
SUPPLY CHARACTERISTICS						
Power supply range	V _{DD RANGE}		2.7		5.5	V
Positive supply current	I _{DD}	Logic inputs = 0 V, V _{DD} = +4.5 V to +5.5 V		2	5	μA
	I _{DD}	Logic inputs = 0 V, V _{DD} = +2.7 V to +3.6 V		1	2.5	μA
Power dissipation	P _{DISS}	Logic inputs = 0 V			0.025	mW
Power supply sensitivity	P _{SS}	ΔV _{DD} = ±5%			0.006	%
AC CHARACTERISTICS ⁽⁴⁾						
Output voltage settling time	t _s	To ±0.1% of full-scale, Data = 0000h to 3FFFh to 0000h		0.3		μs
	t _s	To ±0.006% of full-scale, Data = 0000h to 3FFFh to 0000h		0.5		μs
Reference multiplying BW	BW -3 dB	V _{REFX} = 100 mV _{RMS} , Data = 3FFFh, C _{FB} = 3 pF		10		MHz
DAC glitch impulse	Q	V _{REFX} = 10 V, Data = 1FFFh to 2000h to 1FFFh		1		nV/s
Feedthrough error	V _{OUTX} /V _{REFX}	Data = 0000h, V _{REFX} = 100 mV _{RMS} , f = 100 kHz		-70		dB
Crosstalk error	V _{OUTA} /V _{REFB}	Data = 0000h, V _{REFB} = 100 mV _{RMS} , Adjacent channel, f = 100 kHz		-100		dB
Digital feedthrough	Q	$\overline{CS}$ = 1 and f _{CLK} = 1 MHz		1		nV/s
Total harmonic distortion	THD	V _{REF} = 5 V _{PP} , Data = 3FFFh, f = 1 kHz		-105		dB
Output spot noise voltage	e _n	f = 1 kHz, BW = 1 Hz		12		nV/√Hz

(4) All ac characteristic tests are performed in a closed-loop system using a THS4011 I-to-V converter amplifier.







PIN CONFIGURATIONS



Note (1): No internal connection

PIN DESCRIPTION

PIN	NAME	DESCRIPTION
1, 14, 15, 28	AGNDA, AGNDB, AGNDC, AGNDD	DAC A, B, C, D Analog ground
2, 13, 16, 27	IOUTA, IOUTB, IOUTC, IOUTD	DAC A, B, C, D Current output
3, 12, 17, 26	VREFA, VREFB, VREFC, VREFD	DAC A, B, C, D Reference voltage input terminal. Establishes DAC A, B, C, D full-scale output voltage. Can be tied to VDD.
4, 11, 18, 25	RFB A, RFB B, RFB C, RFB D,	Establish voltage output for DAC A, B, C, D by connecting to external amplifier output.
5	MSB	MSB Bit set during a reset pulse (RS) or at system power-on if tied to ground or VDD.
6	RS	Reset pin, active low. Input register and DAC registers are set to all zeros or half-scale code (2000h) determined by the voltage on the MSB pin. Register data = 2000h when MSB = 1.
7	VDD	Positive power-supply input. Specified range of operation +2.7 V to +5.5 V.
8	CS	Chip select; active low input. Disables shift register loading when high. Transfers shift register data to input register when CS/LDAC goes high. Does not affect LDAC operation.
9	CLK	Clock input; positive edge triggered clocks data into shift register
10	SDI	Serial data input; data loads directly into the shift register.
19	NC	Not connected; leave floating
20	SDO	Serial data output; input data load directly into shift register. Data appears at SDO, 17 clock pulses after input at the SDI pin.
21	LDAC	Load DAC register strobe; level sensitive active low. Transfers all input register data to the DAC registers. Asynchronous active low input. See Table 1 for operation.
22	AGNDF	High current analog force ground.
23	VSS	No internal connection.
24	DGND	Digital ground.

TYPICAL CHARACTERISTICS: $V_{DD} = +5\text{ V}$ At $T_A = +25^\circ\text{C}$, $+V_{DD} = +5\text{ V}$, unless otherwise noted.**Channel A**

TYPICAL CHARACTERISTICS: $V_{DD} = +5\text{ V}$ (continued)

At $T_A = +25^\circ\text{C}$, $+V_{DD} = +5\text{ V}$, unless otherwise noted.

Channel B




Figure 7.




Figure 8.




Figure 9.




Figure 10.




Figure 11.










Figure 12.

TYPICAL CHARACTERISTICS: $V_{DD} = +5\text{ V}$ (continued)







At $T_A = +25^\circ\text{C}$, $+V_{DD} = +5\text{ V}$, unless otherwise noted.

Channel C

TYPICAL CHARACTERISTICS: $V_{DD} = +5\text{ V}$ (continued)







At $T_A = +25^\circ\text{C}$, $+V_{DD} = +5\text{ V}$, unless otherwise noted.

Channel D



TYPICAL CHARACTERISTICS: $V_{DD} = +5\text{ V}$ (continued)

At $T_A = +25^\circ\text{C}$, $+V_{DD} = +5\text{ V}$, unless otherwise noted.

**Figure 25.****Figure 26.****Figure 27.****Figure 28.****Figure 29.****Figure 30.**

TYPICAL CHARACTERISTICS: $V_{DD} = +2.7\text{ V}$

At $T_A = +25^\circ\text{C}$, $+V_{DD} = +2.7\text{ V}$, unless otherwise noted.

Channel A




Figure 31.




Figure 32.




Figure 33.




Figure 34.




Figure 35.










Figure 36.

TYPICAL CHARACTERISTICS: $V_{DD} = +2.7$ V (continued)

At $T_A = +25^\circ\text{C}$, $+V_{DD} = +2.7$ V, unless otherwise noted.

Channel B

TYPICAL CHARACTERISTICS: $V_{DD} = +2.7\text{ V}$ (continued)

At $T_A = +25^\circ\text{C}$, $+V_{DD} = +2.7\text{ V}$, unless otherwise noted.

Channel C




Figure 43.




Figure 44.




Figure 45.




Figure 46.




Figure 47.










Figure 48.

TYPICAL CHARACTERISTICS: $V_{DD} = +2.7$ V (continued)

At $T_A = +25^\circ\text{C}$, $+V_{DD} = +2.7$ V, unless otherwise noted.

Channel D

TYPICAL CHARACTERISTICS: $V_{DD} = +2.7\text{ V}$ (continued)

At $T_A = +25^\circ\text{C}$, $+V_{DD} = +2.7\text{ V}$, unless otherwise noted.




Figure 55.




Figure 56.

TIMING INFORMATION




Figure 57. DAC8803 Timing Diagram

THEORY OF OPERATION

CIRCUIT OPERATION

The DAC8803 contains four, 14-bit, current-output, digital-to-analog converters (DACs) respectively. Each DAC has its own independent multiplying reference input. The DAC8803 uses a 3-wire SPI-compatible serial data interface, with a configurable asynchronous $\overline{RS}$ pin for half-scale (MSB = 1) or zero-scale (MSB = 0) preset. In addition, an $\overline{LDAC}$ strobe enables four channel simultaneous updates for hardware synchronized output voltage changes.

D/A Converter

The DAC8803 contains four current-steering R-2R ladder DACs. Figure 58 shows a typical equivalent DAC. Each DAC contains a matching feedback resistor for use with an external I-to-V converter amplifier. The R_{FBX} pin is connected to the output of the external amplifier. The I_{OUTX} terminal is connected to the inverting input of the external amplifier. The A_{GNDX} pin should be Kelvin-connected to the load point in the circuit requiring the full 14-bit accuracy.

The DAC is designed to operate with both negative or positive reference voltages. The V_{DD} power pin is only used by the logic to drive the DAC switches on and off. Note that a matching switch is used in series with the internal 5 k Ω feedback resistor. If users are attempting to measure the value of R_{FB} , power must be applied to V_{DD} in order to achieve continuity. The DAC output voltage is determined by V_{REF} and the digital data (D) according to Equation 1:

$$V_{OUT} = -V_{REF} \times \frac{D}{16384} \quad (1)$$

Note that the output polarity is opposite to the V_{REF} polarity for dc reference voltages.




Figure 58. Typical Equivalent DAC Channel

The DAC is also designed to accommodate ac reference input signals. The DAC8803 accommodates input reference voltages in the range of -15 V to +15 V. The reference voltage inputs exhibit a constant nominal input resistance of 5 k Ω , $\pm 20\%$. On the other hand, the DAC outputs I_{OUTA} , B, C, D are code-dependent and produce various output resistances and capacitances.

The choice of external amplifier should take into account the variation in impedance generated by the DAC8803 on the amplifiers' inverting input node. The feedback resistance, in parallel with the DAC ladder resistance, dominates output voltage noise. For multiplying mode applications, an external feedback compensation capacitor (C_{FB}) may be needed to provide a critically damped output response for step changes in reference input voltages.

Figure 26 shows the gain versus frequency performance at various attenuation settings using a 3 pF external feedback capacitor connected across the I_{OUTX} and R_{FBX} terminals. In order to maintain good analog performance, power supply bypassing of 0.01 μF, in parallel with 1 μF, is recommended. Under these conditions, clean power supply with low ripple voltage capability should be used. Switching power supplies are usually not suitable for this application because of the higher ripple voltage and P_{SS} frequency-dependent characteristics. It is best to derive the DAC8803 5-V supply from the system analog supply voltages. (Do not use the digital 5-V supply.) See Figure 59.




Figure 59. Recommended Kelvin-Sensed Hookup




Figure 60. System Level Digital Interfacing

SERIAL DATA INTERFACE

The DAC8803 uses a 3-wire ($\overline{\text{CS}}$, SDI, CLK) SPI-compatible serial data interface. Serial data of the DAC8803 is clocked into the serial input register in a 16-bit data-word format. MSB bits are loaded first. [Table 2](#) defines the 16 data-word bits for the DAC8803.

Data is placed on the SDI pin, and clocked into the register on the positive clock edge of CLK subject to the data setup and data hold time requirements specified in the Interface Timing Specifications. Data can only be clocked in while the $\overline{\text{CS}}$ chip select pin is active low. For the DAC8803, only the last 16 bits clocked into the serial register are interrogated when the $\overline{\text{CS}}$ pin returns to the logic high state.

Since most microcontrollers output serial data in 8-bit bytes, two right-justified data bytes can be written to the DAC8803. Keeping the $\overline{\text{CS}}$ line low between the first and second byte transfers results in a successful serial register update.

Once the data is properly aligned in the shift register, the positive edge of the $\overline{CS}$ initiates the transfer of new data to the target DAC register, determined by the decoding of address bits A1 and A0. For the DAC8803, Table 2 and Table 3 define the characteristics of the software serial interface. Figure 61 shows the equivalent logic interface for the key digital control pins for the DAC8803.




Figure 61. DAC8803 Equivalent Logic Interface

Two additional pins $\overline{RS}$ and MSB provide hardware control over the preset function and DAC register loading. If these functions are not needed, the $\overline{RS}$ pin can be tied to logic high. The asynchronous input $\overline{RS}$ pin forces all input and DAC registers to either the zero-code state (MSB = 0), or the half-scale state (MSB = 1).

POWER ON RESET

When the V_{DD} power supply is turned on, an internal reset strobe forces all the Input and DAC registers to the zero-code state or half-scale, depending on the MSB pin voltage. The V_{DD} power supply should have a smooth positive ramp without drooping in order to have consistent results, especially in the region of $V_{DD} = 1.5$ V to 2.3 V. The DAC register data stays at zero or half-scale setting until a valid serial register data load takes place.

ESD Protection Circuits

All logic-input pins contain back-biased ESD protection zener diodes connected to ground (DGND) and V_{DD} as shown in Figure 62.




Figure 62. Equivalent ESD Protection Circuits

PCB LAYOUT

The DAC8803 is a high-accuracy DAC that can have its performance compromised by grounding and printed circuit board (PCB) lead trace resistance. The 14-bit DAC8803 with a 10-V full-scale range has an LSB value of 610 μ V. The ladder and associated reference and analog ground currents for a given channel can be as high as 2 mA. With this 2 mA current level, a series wiring and connector resistance of only 305 m Ω will cause 1 LSB of voltage drop. The preferred PCB layout for the DAC8803 is to have all A_{GND}X pins connected directly to an analog ground plane at the unit. The non-inverting input of each channel I/V converter should also either connect directly to the analog ground plane or have an individual sense trace back to the A_{GND}X pin connection. The feedback resistor trace to the I/V converter should also be kept short and low resistance to prevent IR drops from contributing to gain error. This attention to wiring ensures the optimal performance of the DAC8803.

Table 1. Control Logic Truth Table⁽¹⁾

$\overline{CS}$	CLK	$\overline{LDAC}$	$\overline{RS}$	MSB	SERIAL SHIFT REGISTER	INPUT REGISTER	DAC REGISTER
H	X	H	H	X	No effect	Latched	Latched
L	L	H	H	X	No effect	Latched	Latched
L	$\uparrow+$	H	H	X	Shift register data advanced one bit	Latched	Latched
L	H	H	H	X	No effect	Latched	Latched
$\uparrow+$	L	H	H	X	No effect	Selected DAC updated with current SR contents	Latched
H	X	L	H	X	No effect	Latched	Transparent
H	X	H	H	X	No effect	Latched	Latched
H	X	$\uparrow+$	H	X	No effect	Latched	Latched
H	X	H	L	0	No effect	Latched data = 0000h	Latched data = 0000h
H	X	H	L	H	No effect	Latched data = 2000h	Latched data = 2000h

(1) $\uparrow+$ Positive logic transition; X = Do not care

Table 2. Serial Input Register Data Format, Data Loaded MSB First⁽¹⁾

Bit	B15 (MSB)	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0 (LSB)
Data	A1	A0	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

(1) Only the last 16 bits of data clocked into the serial register (address + data) are inspected when the $\overline{CS}$ line positive edge returns to logic high. At this point an internally generated load strobe transfers the serial register data contents (bits D13-D0) to the decoded DAC-input-register address determined by bits A1 and A0. Any extra bits clocked into the DAC8803 shift register are ignored; only the last 16 bits clocked in are used. If double-buffered data is not needed, the $\overline{LDAC}$ pin can be tied logic low to disable the DAC registers.

Table 3. Address Decode


A1	A0	DAC DECODE
0	0	DAC A
0	1	DAC B
1	0	DAC C
1	1	DAC D

APPLICATION INFORMATION

The DAC8803, a 2-quadrant multiplying DAC, can be used to generate a unipolar output. The polarity of the full-scale output I_{OUT} is the inverse of the input reference voltage at V_{REF} .

Some applications require full 4-quadrant multiplying capabilities or bipolar output swing, as shown in Figure 63. An additional external op amp A2 is added as a summing amp. In this circuit the first and second amps (A1 and A2) provide a gain of 2X that widens the output span to 20 V. A 4-quadrant multiplying circuit is implemented by using a 10-V offset of the reference voltage to bias A2. According to the following circuit transfer equation (Equation 2), input data (D) from code 0 to full scale produces output voltages of $V_{OUT} = -10\text{ V}$ to $V_{OUT} = 10\text{ V}$.

$$V_{OUT} = \left(\frac{D}{8192} - 1 \right) \times V_{REF} \quad (2)$$



Digital interface connections omitted for clarity.

Figure 63. Four-Quadrant Multiplying Application Circuit

Cross-Reference

The DAC8803 has an industry-standard pinout. Table 4 provides the cross-reference information.

Table 4. Cross-Reference

PRODUCT	INL (LSB)	DNL (LSB)	SPECIFIED TEMPERATURE RANGE	PACKAGE DESCRIPTION	PACKAGE OPTION	CROSS-REFERENCE PART
DAC8803IDB	±1	±1	-40°C to +85°C	28-Lead MicroSOIC	SSOP-28	AD5554BRS

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
DAC8803IDBR	ACTIVE	SSOP	DB	28	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
DAC8803IDBRG4	ACTIVE	SSOP	DB	28	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
DAC8803IDBT	ACTIVE	SSOP	DB	28	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
DAC8803IDBTG4	ACTIVE	SSOP	DB	28	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.


Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DAC8803IDBR	SSOP	DB	28	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1
DAC8803IDBT	SSOP	DB	28	250	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DAC8803IDBR	SSOP	DB	28	2000	346.0	346.0	33.0
DAC8803IDBT	SSOP	DB	28	250	346.0	346.0	33.0

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
 D. Falls within JEDEC MO-150

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
RF/IF and ZigBee® Solutions	www.ti.com/lprf

Applications

Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2009, Texas Instruments Incorporated

Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

 [View DAC8803IDBT](#) on WIN SOURCE

 [Texas Instruments](#) Information

Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management