



**THE DATASHEET OF
TPS74201RGWTG4**



TPS742

1.5-A Ultra-LDO With Programmable Soft-Start

1 Features

- Input Voltage Range: 0.8 V to 5.5 V
- Soft-Start (SS) Pin Provides a Linear Start-Up With Ramp Time Set by External Capacitor
- 1% Accuracy Over Line, Load, and Temperature
- Supports Input Voltages as Low as 0.8 V With External Bias Supply
- Adjustable Output (0.8 V to 3.6 V)
- Ultra-Low Dropout: 55 mV at 1.5 A (Typical)
- Stable With Any or No Output Capacitor
- Excellent Transient Response
- Open-Drain Power-Good (VQFN)
- Active High Enable

2 Applications

- FPGA Applications
- DSP Core and I/O Voltages
- Servers
- Post-Regulation Applications
- Applications With Special Start-Up Time or Sequencing Requirements

3 Description

The TPS742 series of low-dropout (LDO) linear regulators provide an easy-to-use, robust power-management solution for a wide variety of applications. User-programmable soft-start minimizes stress on the input power source by reducing capacitive inrush current on start-up. The soft-start is monotonic and well suited for powering many different types of processors and ASICs. The enable input and power-good output allow easy sequencing with external regulators. This complete flexibility permits the user to configure a solution that meets the sequencing requirements of FPGAs, DSPs, and other applications with special start-up requirements.


A precision reference and error amplifier deliver 1% accuracy over load, line, temperature, and process. Each LDO is stable with low-cost ceramic output capacitors, and the family is fully specified from -40°C to 125°C . The TPS742 devices are offered in a small 5-mm \times 5-mm VQFN (RGW) and a small 3.5-mm \times 3.5-mm VQFN (RGR) package, yielding a highly compact total solution size. For applications that require additional power dissipation, the DDPAK/TO-263 (KTW) package is also available.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS74201	VQFN (20), RGW	5.00 mm \times 5.00 mm
	VQFN (20), RGR	3.50 mm \times 3.50 mm
	DDPAK/TO-263 (7)	8.89 mm \times 10.10 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Typical Application Adjustable Output Version



Turnon Response




Table of Contents

1 Features	1	8.1 Application Information.....	15
2 Applications	1	8.2 Typical Applications	19
3 Description	1	9 Power Supply Recommendations	20
4 Revision History	2	10 Layout	21
5 Pin Configuration and Functions	4	10.1 Layout Guidelines	21
6 Specifications	5	10.2 Layout Example	21
6.1 Absolute Maximum Ratings	5	10.3 Thermal Protection.....	22
6.2 ESD Ratings	5	10.4 Thermal Considerations.....	22
6.3 Recommended Operating Conditions.....	5	11 Device and Documentation Support	25
6.4 Thermal Information	6	11.1 Device Support.....	25
6.5 Electrical Characteristics.....	7	11.2 Documentation Support	25
6.6 Typical Characteristics.....	8	11.3 Receiving Notification of Documentation Updates	25
7 Detailed Description	12	11.4 Community Resources.....	25
7.1 Overview	12	11.5 Trademarks	25
7.2 Functional Block Diagram	12	11.6 Electrostatic Discharge Caution.....	25
7.3 Feature Description.....	13	11.7 Glossary	25
7.4 Device Functional Modes.....	13	12 Mechanical, Packaging, and Orderable Information	26
8 Application and Implementation	15		

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.



Changes from Revision M (October 2015) to Revision N	Page
• Added RGR package to document	1
• Deleted Packages <i>Features</i> bullet	1
• Changed <i>Power-Good</i> Features bullet.....	1
• Added RGR package to last paragraph of <i>Description</i> section	1
• Added RGR row to <i>Device Information</i> table	1
• Added RGR package to <i>Pin Configuration and Functions</i> section	4
• Changed pinout view of KTW package to <i>Top View</i>	4
• Added RGR package to <i>Thermal Information</i> table	6
• Changed Figure 32 title to reflect both VQFN packages instead of just one	21

Changes from Revision L (November 2010) to Revision M	Page
• Added <i>ESD Ratings</i> table, <i>Feature Description</i> section, <i>Device Functional Modes</i> , <i>Application and Implementation</i> section, <i>Power Supply Recommendations</i> section, <i>Layout</i> section, <i>Device and Documentation Support</i> section, and <i>Mechanical, Packaging, and Orderable Information</i> section	1
• Updated the value in Normal and Dropout modes under V_{BIAS} column	14

Changes from Revision K (August, 2010) to Revision L	Page
• Replaced the <i>Dissipation Ratings</i> table with the <i>Thermal Information</i> table	6
• Corrected equation for Table 2	17
• Revised <i>Layout Recommendations and Power Dissipation</i> section	21

Changes from Revision J (December, 2009) to Revision K	Page
• Revised Layout Guidelines section	21
• Changed final paragraph of Layout Guidelines section.....	21
• Revised Estimating Junction Temperature section	22

5 Pin Configuration and Functions



Pin Functions

NAME	PIN		I/O	DESCRIPTION
	KTW (DDPAK/ TO-263)	RGW, RGR (VQFN)		
BIAS	6	10	I	Bias input voltage for error amplifier, reference, and internal control circuits.
EN	7	11	I	Enable pin. Driving this pin high enables the regulator. Driving this pin low puts the regulator into shutdown mode. This pin must not be left floating.
FB	2	16	I	This pin is the feedback connection to the center tap of an external resistor divider network that sets the output voltage. This pin must not be left floating. (Adjustable version only.)
GND	4	12	—	Ground
IN	5	5,6,7,8	I	Unregulated input to the device.
NC	—	2, 3,4, 13,14,17	O	No connection. This pin can be left floating or connected to GND to allow better thermal contact to the top-side plane.
OUT	3	1, 18, 19, 20	O	Regulated output voltage. No capacitor is required on this pin for stability.
PAD/TAB	—	—	—	Solder to the ground plane for increased thermal performance.
PG	—	9	O	Power-Good (PG) is an open-drain, active-high output that indicates the status of V_{OUT} . When V_{OUT} exceeds the PG trip threshold, the PG pin goes into a high-impedance state. When V_{OUT} is below this threshold the pin is driven to a low-impedance state. Connect a pullup resistor from 10 k Ω to 1 M Ω from this pin to a supply up to 5.5 V. The supply can be higher than the input voltage. Alternatively, the PG pin can be left floating if output monitoring is not necessary.
SNS	2	16	I	This pin is the sense connection to the load device. This pin must be connected to V_{OUT} and must not be left floating. (Fixed versions only.)
SS	1	15	—	Soft-Start pin. A capacitor connected on this pin to ground sets the start-up time. If this pin is left floating, the regulator output soft-start ramp time is typically 100 μ s.

6 Specifications

6.1 Absolute Maximum Ratings

at $T_J = -40^\circ\text{C}$ to 125°C (unless otherwise noted); all voltages are with respect to GND⁽¹⁾

		MIN	MAX	UNIT
V_{IN}, V_{BIAS}	Input voltage	-0.3	6	V
V_{EN}	Enable voltage	-0.3	6	V
V_{PG}	Power-good voltage	-0.3	6	V
I_{PG}	PG sink current	0	1.5	mA
V_{SS}	SS pin voltage	-0.3	6	V
V_{FB}	Feedback pin voltage	-0.3	6	V
V_{OUT}	Output voltage	-0.3	$V_{IN} + 0.3$	V
I_{OUT}	Maximum output current	Internally limited		
	Output short circuit duration	Indefinite		
P_{DISS}	Continuous total power dissipation	See Thermal Information		
T_J	Operating junction temperature	-40	125	$^\circ\text{C}$
T_{stg}	Storage junction temperature	-55	150	$^\circ\text{C}$

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	± 2000
		Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	± 500

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V_{IN}	Input supply voltage	$V_{OUT} + V_{DO}$		5.5	V
V_{EN}	Enable supply voltage	0		5.5	V
$V_{BIAS}^{(1)}$	BIAS supply voltage	$V_{OUT} + V_{DO} (V_{BIAS})$		5.5	V
I_{OUT}	Output current	0		1.5	A
C_{OUT}	Output capacitor	0			μF
$C_{IN}^{(2)}$	Input capacitor	1			μF
C_{BIAS}	Bias capacitor	1			μF
T_J	Operating junction temperature	-40		125	$^\circ\text{C}$

(1) BIAS supply is required when V_{IN} is below $V_{OUT} + V_{DO} (V_{BIAS})$.

(2) If V_{IN} and V_{BIAS} are connected to the same supply, the recommended minimum capacitor for the supply is 4.7 μF .

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾⁽²⁾⁽³⁾	TPS742			UNIT
	RGW (VQFN)	RGR (VQFN)	KTW (DDPAK/TO-263)	
	20 PINS	20 PINS	7 PINS	
$R_{\theta JA}$ Junction-to-ambient thermal resistance	35.4	39.1	26.6	°C/W
$R_{\theta JC(top)}$ Junction-to-case (top) thermal resistance	32.4	29.3	41.7	°C/W
$R_{\theta JB}$ Junction-to-board thermal resistance	14.7	10.2	12.5	°C/W
Ψ_{JT} Junction-to-top characterization parameter	0.4	0.4	4	°C/W
Ψ_{JB} Junction-to-board characterization parameter	14.8	10.1	7.3	°C/W
$R_{\theta JC(bot)}$ Junction-to-case (bottom) thermal resistance	3.9	2.0	0.3	°C/W

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report ([SPRA953](#)).
- (2) For thermal estimates of this device based on PCB copper area, see the [TI PCB Thermal Calculator](#).
- (3) Thermal data for the RGW, RGR, and KTW packages are derived by thermal simulations based on JEDEC-standard methodology as specified in the JESD51 series. The following assumptions are used in the simulations:
 - (a) i. RGW and RGR: The exposed pad is connected to the PCB ground layer through a 4 × 4 thermal via array.
ii. KTW: The exposed pad is connected to the PCB ground layer through a 6 × 6 thermal via array.
 - (b) Each of top and bottom copper layers has a dedicated pattern for 20% copper coverage.
 - (c) These data were generated with only a single device at the center of a JEDEC high-K (2s2p) board with 3in × 3in copper area. To understand the effects of the copper area on thermal performance, refer to the [Thermal Considerations](#) section.

6.5 Electrical Characteristics

at $V_{EN} = 1.1\text{ V}$, $V_{IN} = V_{OUT} + 0.3\text{ V}$, $C_{IN} = C_{BIAS} = 0.1\text{ }\mu\text{F}$, $C_{OUT} = 10\text{ }\mu\text{F}$, $I_{OUT} = 50\text{ mA}$, $V_{BIAS} = 5\text{ V}$, and $T_J = -40^\circ\text{C}$ to 125°C (unless otherwise noted); typical values are at $T_J = 25^\circ\text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V_{IN}	Input voltage		$V_{OUT} + V_{DO}$		5.5	V	
V_{BIAS}	Bias pin voltage		2.375		5.25	V	
V_{REF}	Internal reference (adjustable)	$T_J = 25^\circ\text{C}$	0.796	0.8	0.804	V	
V_{OUT}	Output voltage	$V_{IN} = 5\text{ V}$, $I_{OUT} = 1.5\text{ A}$, $V_{BIAS} = 5\text{ V}$	V_{REF}		3.6	V	
	Accuracy ⁽¹⁾	$2.375\text{ V} \leq V_{BIAS} \leq 5.25\text{ V}$, $V_{OUT} + 1.62\text{ V} \leq V_{BIAS}$ $50\text{ mA} \leq I_{OUT} \leq 1.5\text{ A}$	-1%	$\pm 0.2\%$	1%		
V_{OUT}/V_{IN}	Line regulation	$V_{OUT(NOM)} + 0.3 \leq V_{IN} \leq 5.5\text{ V}$, VQFN			0.0005	0.05	%V
		$V_{OUT(NOM)} + 0.3 \leq V_{IN} \leq 5.5\text{ V}$, DDPK/TO-263			0.0005	0.06	
V_{OUT}/I_{OUT}	Load regulation	$0\text{ mA} \leq I_{OUT} \leq 50\text{ mA}$			0.013	%mA	
		$50\text{ mA} \leq I_{OUT} \leq 1.5\text{ A}$			0.04	%A	
V_{DO}	V_{IN} dropout voltage ⁽²⁾	$I_{OUT} = 1.5\text{ A}$, $V_{BIAS} - V_{OUT(NOM)} \geq 1.62\text{ V}$, VQFN			55	100	mV
		$I_{OUT} = 1.5\text{ A}$, $V_{BIAS} - V_{OUT(NOM)} \geq 1.62\text{ V}$, DDPK/TO-263			60	120	
	V_{BIAS} dropout voltage ⁽²⁾	$I_{OUT} = 1.5\text{ A}$, $V_{IN} = V_{BIAS}$				1.4	V
I_{CL}	Current limit	$V_{OUT} = 80\% \times V_{OUT(NOM)}$	1.8		4	A	
I_{BIAS}	Bias pin current	$I_{OUT} = 0\text{ mA}$ to 1.5 A	2		4	mA	
I_{SHDN}	Shutdown supply current (V_{IN})	$V_{EN} \leq 0.4\text{ V}$	1		100	μA	
I_{FB} , I_{SNS}	Feedback, Sense pin current ⁽³⁾	$I_{OUT} = 50\text{ mA}$ to 1.5 A	-250	68	250	nA	
PSRR	Power-supply rejection (V_{IN} to V_{OUT})	1 kHz, $I_{OUT} = 1.5\text{ A}$, $V_{IN} = 1.8\text{ V}$, $V_{OUT} = 1.5\text{ V}$			73	dB	
		300 kHz, $I_{OUT} = 1.5\text{ A}$, $V_{IN} = 1.8\text{ V}$, $V_{OUT} = 1.5\text{ V}$			42		
	Power-supply rejection (V_{BIAS} to V_{OUT})	1 kHz, $I_{OUT} = 1.5\text{ A}$, $V_{IN} = 1.8\text{ V}$, $V_{OUT} = 1.5\text{ V}$			62	dB	
		300 kHz, $I_{OUT} = 1.5\text{ A}$, $V_{IN} = 1.8\text{ V}$, $V_{OUT} = 1.5\text{ V}$			50		
Noise	Output noise voltage	100 Hz to 100 kHz, $I_{OUT} = 1.5\text{ A}$, $C_{SS} = 0.001\text{ }\mu\text{F}$	$16 \times V_{OUT}$			μV_{RMS}	
V_{TRAN}	% V_{OUT} droop during load transient	$I_{OUT} = 50\text{ mA}$ to 1.5 A at $1\text{ A}/\mu\text{s}$, $C_{OUT} = \text{none}$	3.5			% V_{OUT}	
t_{STR}	Minimum start-up time	$I_{OUT} = 1.5\text{ A}$, $C_{SS} = \text{open}$	100			μs	
I_{SS}	Soft-start charging current	$V_{SS} = 0.4\text{ V}$	0.5	0.73	1	μA	
$V_{EN, HI}$	Enable input high level		1.1		5.5	V	
$V_{EN, LO}$	Enable input low level		0		0.4	V	
$V_{EN, HYS}$	Enable pin hysteresis		50			mV	
$V_{EN, DG}$	Enable pin deglitch time		20			μs	
I_{EN}	Enable pin current	$V_{EN} = 5\text{ V}$	0.1		1	μA	
V_{IT}	PG trip threshold	V_{OUT} decreasing	86.5	90	93.5	% V_{OUT}	
V_{HYS}	PG trip hysteresis		3			% V_{OUT}	
$V_{PG, LO}$	PG output low voltage	$I_{PG} = 1\text{ mA}$ (sinking), $V_{OUT} < V_{IT}$			0.3	V	
$I_{PG, LKG}$	PG leakage current	$V_{PG} = 5.25\text{ V}$, $V_{OUT} > V_{IT}$	0.03		1	μA	
T_J	Operating junction temperature		-40		125	$^\circ\text{C}$	
T_{SD}	Thermal shutdown temperature	Shutdown, temperature increasing	155			$^\circ\text{C}$	
		Reset, temperature decreasing	140				







(1) Adjustable devices tested at 0.8V; resistor tolerance is not taken into account.

(2) Dropout is defined as the voltage from the input to V_{OUT} when V_{OUT} is 2% below nominal.

(3) I_{FB} , I_{SNS} current flow is out of the device.

6.6 Typical Characteristics

at $T_J = 25^\circ\text{C}$, $V_{OUT} = 1.5\text{ V}$, $V_{IN} = V_{OUT(TYP)} + 0.3\text{ V}$, $V_{BIAS} = 3.3\text{ V}$, $I_{OUT} = 50\text{ mA}$, $EN = V_{IN}$, $C_{IN} = 1\text{ }\mu\text{F}$, $C_{BIAS} = 4.7\text{ }\mu\text{F}$, $C_{SS} = 0.01\text{ }\mu\text{F}$, and $C_{OUT} = 10\text{ }\mu\text{F}$ (unless otherwise noted)



Typical Characteristics (continued)

at $T_J = 25^\circ\text{C}$, $V_{OUT} = 1.5\text{ V}$, $V_{IN} = V_{OUT(\text{TYP})} + 0.3\text{ V}$, $V_{BIAS} = 3.3\text{ V}$, $I_{OUT} = 50\text{ mA}$, $EN = V_{IN}$, $C_{IN} = 1\ \mu\text{F}$, $C_{BIAS} = 4.7\ \mu\text{F}$, $C_{SS} = 0.01\ \mu\text{F}$, and $C_{OUT} = 10\ \mu\text{F}$ (unless otherwise noted)




Figure 7. V_{BIAS} Dropout Voltage vs I_{OUT} and Temperature




Figure 8. V_{BIAS} PSRR vs Frequency




Figure 9. V_{IN} PSRR vs Frequency




Figure 10. V_{IN} PSRR vs Frequency




Figure 11. V_{IN} PSRR vs $V_{IN} - V_{OUT}$




Figure 12. Noise Spectral Density

Typical Characteristics (continued)

at $T_J = 25^\circ\text{C}$, $V_{OUT} = 1.5\text{ V}$, $V_{IN} = V_{OUT(TYP)} + 0.3\text{ V}$, $V_{BIAS} = 3.3\text{ V}$, $I_{OUT} = 50\text{ mA}$, $EN = V_{IN}$, $C_{IN} = 1\text{ }\mu\text{F}$, $C_{BIAS} = 4.7\text{ }\mu\text{F}$, $C_{SS} = 0.01\text{ }\mu\text{F}$, and $C_{OUT} = 10\text{ }\mu\text{F}$ (unless otherwise noted)




Figure 13. I_{BIAS} vs I_{OUT} and Temperature




Figure 14. I_{BIAS} vs V_{BIAS} and V_{OUT}




Figure 15. I_{BIAS} Shutdown vs Temperature




Figure 16. Soft-Start Charging Current (I_{SS}) vs Temperature




Figure 17. Low-Level PG Voltage vs PG Current




Figure 18. V_{BIAS} Line Transient (1.5 A)

Typical Characteristics (continued)

at $T_J = 25^\circ\text{C}$, $V_{OUT} = 1.5\text{ V}$, $V_{IN} = V_{OUT(TYP)} + 0.3\text{ V}$, $V_{BIAS} = 3.3\text{ V}$, $I_{OUT} = 50\text{ mA}$, $EN = V_{IN}$, $C_{IN} = 1\ \mu\text{F}$, $C_{BIAS} = 4.7\ \mu\text{F}$, $C_{SS} = 0.01\ \mu\text{F}$, and $C_{OUT} = 10\ \mu\text{F}$ (unless otherwise noted)




Figure 19. V_{IN} Line Transient




Figure 20. Output Load Transient Response




Figure 21. Turnon Response




Figure 22. Power Up and Power Down




Figure 23. Output Short Circuit Recovery

7 Detailed Description


7.1 Overview

The TPS742 belongs to a family of generation ultra-low dropout regulators that feature soft-start and tracking capabilities. These regulators use a low current bias input to power all internal control circuitry, allowing the NMOS pass transistor to regulate very low input and output voltages.

The use of an NMOS-pass FET offers several critical advantages for many applications. Unlike a PMOS topology device, the output capacitor has little effect on loop stability. This architecture allows the TPS742 devices to be stable with any or even no output capacitor. Transient response is also superior to PMOS topologies, particularly for low V_{IN} applications.

The TPS742 devices feature a programmable voltage-controlled soft-start circuit that provides a smooth, monotonic start-up and limits start-up inrush currents that may be caused by large capacitive loads. A power-good (PG) output is available to allow supply monitoring and sequencing of other supplies. An enable (EN) pin with hysteresis and deglitch allows slow-ramping signals to be used for sequencing the device. The low V_{IN} and V_{OUT} capability allows for inexpensive, easy-to-design, and efficient linear regulation between the multiple supply voltages often present in processor intensive systems.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Enable and Shutdown

The enable (EN) pin is active high and is compatible with standard digital signaling levels. V_{EN} less than 0.4 V turns the regulator off and V_{EN} greater than 1.1 V turns the regulator on. Unlike many regulators, the enable circuitry has hysteresis and deglitching for use with relatively slow-ramping analog signals. This configuration allows the TPS742 devices to be enabled by connecting the output of another supply to the EN pin. The enable circuitry typically has 50 mV of hysteresis and a deglitch circuit to help avoid ON and OFF cycling because of small glitches in the V_{EN} signal.

The enable threshold is typically 0.8 V and varies with temperature and process variations. Temperature variation is approximately -1 mV/°C; therefore, process variation accounts for most of the variation in the enable threshold. If precise turnon timing is required, then use a fast rise-time signal to enable the TPS742 devices.

If not used, EN can be connected to either IN or BIAS. If EN is connected to IN, then connect EN as closely as possible to the largest capacitance on the input to prevent voltage droops on that line from triggering the enable circuit.

7.3.2 Power-Good (VQFN Packages Only)

The power-good (PG) pin is an open-drain output and can be connected to any 5.5 V or lower rail through an external pullup resistor. This pin requires at least 1.1 V on V_{BIAS} to have a valid output. The PG output is high-impedance when V_{OUT} is greater than $V_{IT} + V_{HYS}$. If V_{OUT} drops below V_{IT} or if V_{BIAS} drops less than 1.9 V, the open-drain output turns on and pulls the PG output low. The PG pin also asserts when the device is disabled. The recommended operating condition of PG pin sink current is up to 1 mA, so the pullup resistor for PG must be in the range of 10 k Ω to 1 M Ω . PG is only provided on the VQFN packages. If output voltage monitoring is not needed, then the PG pin can be left floating.

7.3.3 Internal Current Limit

The TPS742 family features a factory-trimmed, accurate current limit that is flat over temperature and supply voltage. The current limit allows the device to supply surges of up to 1.8 A and maintain regulation. The current limit responds in about 10 μ s to reduce the current during a short circuit fault. Recovery from a short circuit condition is well-controlled and results in very little output overshoot when the load is removed. See [Figure 23](#) in the [Typical Characteristics](#) section for a graph of I_{OUT} versus V_{OUT} performance.

The internal current limit protection circuitry of the TPS742 family of devices is designed to protect against overload conditions. The circuitry is not intended to allow operation above the rated current of the device. Continuously running the TPS742 devices above the rated current degrades device reliability.

7.4 Device Functional Modes

7.4.1 Normal Operation

The device regulates to the nominal output voltage under the following conditions:

- The input voltage and bias voltage are both at least at the respective minimum specifications.
- The enable voltage has previously exceeded the enable rising threshold voltage and has not decreased below the enable falling threshold.
- The output current is less than the current limit.
- The device junction temperature is less than the maximum specified junction temperature.
- The device is not operating in dropout.

7.4.2 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this condition, the output voltage is the same as the input voltage minus the dropout voltage. The transient performance of the device is significantly degraded because the pass device is in a triode state and no longer controls the current through the LDO. Line or load transients in dropout can result in large output voltage deviations.

Device Functional Modes (continued)

7.4.3 Disabled

The device is disabled under the following conditions:

- The input or bias voltages are below the respective minimum specifications.
- The enable voltage is less than the enable falling threshold voltage or has not yet exceeded the enable rising threshold.
- The device junction temperature is greater than the thermal shutdown temperature.

[Table 1](#) shows the conditions that lead to the different modes of operation.

Table 1. Device Functional Mode Comparison

OPERATING MODE	PARAMETER				
	V_{IN}	V_{EN}	V_{BIAS}	I_{OUT}	T_J
Normal mode	$V_{IN} > V_{OUT(nom)} + V_{DO}(V_{IN})$	$V_{EN} > V_{EN(high)}$	$V_{BIAS} \geq V_{OUT} + 1.4\text{ V}$	$I_{OUT} < I_{CL}$	$T_J < 125^\circ\text{C}$
Dropout mode	$V_{IN} < V_{OUT(nom)} + V_{DO}(V_{IN})$	$V_{EN} > V_{EN(high)}$	$V_{BIAS} < V_{OUT} + 1.4\text{ V}$	—	$T_J < 125^\circ\text{C}$
Disabled mode (any true condition disables the device)	$V_{IN} < V_{IN(min)}$	$V_{EN} < V_{EN(low)}$	$V_{BIAS} < V_{BIAS(min)}$	—	$T_J > 155^\circ\text{C}$

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

8.1.1 Input, Output, and Bias Capacitor Requirements

The TPS742 family does not require any output capacitor for stability. If an output capacitor is needed, the device is designed to be stable for all available types and values of output capacitance. The device is also stable with multiple capacitors in parallel, which can be of any type or value.

The capacitance required on the IN and BIAS pins is strongly dependent on the input supply source impedance. To counteract any inductance in the input, the minimum recommended capacitor for V_{IN} and V_{BIAS} is $1\mu\text{F}$. If V_{IN} and V_{BIAS} are connected to the same supply, the recommended minimum capacitor for V_{BIAS} is $4.7\mu\text{F}$. Use good quality, low ESR capacitors on the input; ceramic X5R and X7R capacitors are preferred. Place these capacitors as close to the pins as possible for optimum performance.


8.1.2 Transient Response

The TPS742 family of devices were designed to have transient response within 5% for most applications without any output capacitor. In some cases, the transient response may be limited by the transient response of the input supply. This limitation is especially true in applications where the difference between the input and output is less than 300 mV. In this case, adding additional input capacitance improves the transient response much more than just adding additional output capacitance would do. With a solid input supply, adding additional output capacitance reduces undershoot and overshoot during a transient at the expense of a slightly longer V_{OUT} recovery time. See [Figure 20](#) in the *Typical Characteristics* section. Because the TPS742 devices are stable without an output capacitor, many applications may allow for little or no capacitance at the LDO output. For these applications, local bypass capacitance for the device under power may be sufficient to meet the transient requirements of the application. This design reduces the total solution cost by avoiding the need to use expensive high-value capacitors at the LDO output.


8.1.3 Dropout Voltage

The TPS742 family of devices offers industry-leading dropout performance, making this family well-suited for high-current low V_{IN} /low V_{OUT} applications. The extremely low dropout of the TPS742 allows the device to be used in place of a DC-DC converter and still achieve good efficiency. This efficiency allows the user to rethink the power architecture for their applications to achieve the smallest, simplest, and lowest cost solution.

There are two different specifications for dropout voltage with the TPS742 devices. The first specification (illustrated in [Figure 24](#)) is referred to as V_{IN} Dropout, and is for users who wish to apply an external bias voltage to achieve low dropout. This specification assumes that V_{BIAS} is at least 1.62 V above V_{OUT} , which is the case for V_{BIAS} when powered by a 3.3-V rail with 5% tolerance and with $V_{OUT} = 1.5\text{ V}$. If V_{BIAS} is higher than $3.3\text{ V} \times 0.95$ or V_{OUT} is less than 1.5 V, V_{IN} dropout is less than specified.

Application Information (continued)

Figure 24. Typical Application of the TPS742 Using an Auxiliary Bias Rail

The second specification (shown in [Figure 25](#)) is referred to as V_{BIAS} Dropout, and is for users who wish to tie IN and BIAS together. This option allows the device to be used in applications where an auxiliary bias voltage is not available or low dropout is not required. Dropout is limited by BIAS in these applications because V_{BIAS} provides the gate drive to the pass FET and therefore must be 1.4 V above V_{OUT} . Because of this usage, IN and BIAS tied together easily consume huge power. Pay attention not to exceed the power rating of the IC package.


Figure 25. Typical Application of the TPS742 Without an Auxiliary Bias
8.1.4 Output Noise

The TPS742 devices provide low-output noise when a soft-start capacitor is used. When the device reaches the end of the soft-start cycle, the soft-start capacitor serves as a filter for the internal reference. By using a 0.001- μ F soft-start capacitor, the output noise is reduced by half and is typically 30 μ V_{RMS} for a 1.2-V output (10 Hz to 100 kHz). Because most of the output noise is generated by the internal reference, the noise is a function of the set output voltage. The RMS noise with a 0.001- μ F soft-start capacitor is given in [Equation 1](#).

$$V_N (\mu\text{V}_{\text{RMS}}) = 25 \left(\frac{\mu\text{V}_{\text{RMS}}}{\text{V}} \right) \times V_{\text{OUT}} (\text{V}) \quad (1)$$

The low-output noise of the TPS742 makes the device a good choice for powering transceivers, PLLs, or other noise-sensitive circuitry.

Application Information (continued)

8.1.5 Programmable Soft-Start

The TPS742 devices feature a programmable, monotonic, voltage-controlled soft start that is set with an external capacitor (C_{SS}). This feature is important for many applications, because power-up initialization problems are eliminated when powering FPGAs, DSPs, or other processors. The controlled voltage ramp of the output also reduces peak inrush current during start-up, minimizing start-up transients to the input power bus.

To achieve a linear and monotonic soft-start, the TPS742 error amplifier tracks the voltage ramp of the external soft-start capacitor until the voltage exceeds the internal reference. The soft-start ramp time depends on the soft-start charging current (I_{SS}), soft-start capacitance (C_{SS}), and the internal reference voltage (V_{REF}), and can be calculated using Equation 2:

$$t_{SS} = \frac{(V_{REF} \times C_{SS})}{I_{SS}} \quad (2)$$

If large output capacitors are used, the device current limit (I_{CL}) and the output capacitor may set the start-up time. In this case, the start-up time is given by Equation 3:

$$t_{SSCL} = \frac{(V_{OUT(NOM)} \times C_{OUT})}{I_{CL(MIN)}} \quad (3)$$

$V_{OUT(NOM)}$ is the nominal set output voltage as set by the user, C_{OUT} is the output capacitance, and $I_{CL(MIN)}$ is the minimum current limit for the device. In applications where monotonic start-up is required, the soft-start time given by Equation 2 must be set to be greater than Equation 3.

The maximum recommended soft-start capacitor is 0.015 μ F. Larger soft-start capacitors can be used and do not damage the device; however, the soft-start capacitor discharge circuit may not be able to fully discharge the soft-start capacitor when enabled. Soft-start capacitors larger than 0.015 μ F could be a problem in applications where the user must rapidly pulse the enable pin and still requires the device to soft-start from ground. C_{SS} must be low-leakage; X7R, X5R, or C0G dielectric materials are preferred. See Table 2 for suggested soft-start capacitor values.

Table 2. Standard Capacitor Values for Programming the Soft-Start Time
(See Equation 4)

C_{SS}	SOFT-START TIME
Open	0.1 ms
470 pF	0.5 ms
1000 pF	1 ms
4700 pF	5 ms
0.01 μ F	10 ms
0.015 μ F	16 ms

$$t_{SS}(s) = \frac{V_{REF} \times C_{SS}}{I_{SS}} = \frac{0.8V \times C_{SS}(F)}{0.73\mu A}$$

where

- $t_{SS}(s)$ = soft-start time in seconds (4)

8.1.6 Sequencing Requirements

The device can have V_{IN} , V_{BIAS} , and V_{EN} sequenced in any order without causing damage to the device. However, for the soft-start function to work as intended, certain sequencing rules must be applied. Enabling the device after V_{IN} and V_{BIAS} are present is preferred, and can be accomplished using a digital output from a processor or supply supervisor. An analog signal from an external RC circuit, as shown in Figure 26, can also be used as long as the delay time is long enough for V_{IN} and V_{BIAS} to be present.




Figure 26. Soft-Start Delay Using an RC Circuit on Enable

If a signal is not available to enable the device after V_{IN} and V_{BIAS} , simply connecting V_{EN} to V_{IN} is acceptable for most applications as long as V_{IN} is greater than 1.1 V and the ramp rate of V_{IN} and V_{BIAS} is faster than the set soft-start ramp rate. If the ramp rate of the input sources is slower than the set soft-start time, the output tracks the slower supply minus the dropout voltage until the set output voltage is reached. If V_{EN} is connected to V_{BIAS} , the device does soft-start as programmed provided that V_{IN} is present before V_{BIAS} . If V_{BIAS} and V_{EN} are present before V_{IN} is applied and the set soft-start time has expired then V_{OUT} tracks V_{IN} .

NOTE

When V_{BIAS} and V_{EN} are present and V_{IN} is not supplied, this device outputs approximately 50 μA of current from V_{OUT} . Although this condition will not cause any damage to the device, the output current may charge up the V_{OUT} node if total resistance between V_{OUT} and V_{GND} (including external feedback resistors) is greater than 10 $\text{k}\Omega$.

8.2 Typical Applications

Figure 27 is a typical application circuit for the TPS742 adjustable output device.

R_1 and R_2 can be calculated for any output voltage using the formula shown in Figure 27. See Table 3 for sample resistor values of common output voltages. To achieve the maximum accuracy specifications, R_2 must be ≤ 4.99 k Ω .




Figure 27. Typical Application Circuit for the TPS742

Table 3. Standard 1% Resistor Values for Programming the Output Voltage
(See Equation 5)

R_1 (k Ω)	R_2 (k Ω)	V_{OUT} (V)
Short	Open	0.8
0.619	4.99	0.9
1.13	4.53	1
1.37	4.42	1.05
1.87	4.99	1.1
2.49	4.99	1.2
4.12	4.75	1.5
3.57	2.87	1.8
3.57	1.69	2.5
3.57	1.15	3.3

$$V_{OUT} = 0.8 \times (1 + R_1/R_2) \tag{5}$$

NOTE

When V_{BIAS} and V_{EN} are present and V_{IN} is not supplied, this device outputs approximately 50 μ A of current from OUT. Although this condition does not cause any damage to the device, the output current can charge up the OUT node if total resistance between OUT and GND (including external feedback resistors) is greater than 10 k Ω .

8.2.1 Design Requirements

The design goals are $V_{IN} = 1.8$ V, $V_{OUT} = 1.5$ V, and $I_{OUT} = 1$ A (maximum). The design optimizes transient response and meets a 1-ms start-up time with a start-up dominated by the soft-start feature. The input supply comes from a supply on the same circuit board. The available system rails for V_{BIAS} are 2.7 V, 3.3 V, and 5 V.

The design space consists of C_{IN} , C_{OUT} , C_{BIAS} , C_{SS} , V_{BIAS} , R_1 , R_2 , and R_3 , and the circuit is from Figure 27.

This example uses a V_{IN} of 1.8 V, with a V_{BIAS} of 2.5 V.

8.2.2 Detailed Design Procedure

This is assuming the table for the standard capacitor values is put back in as [Table 1](#).

Utilizing [Table 3](#), we select $R1 = 4.12\text{ k}\Omega$ for $V_{OUT} = 1.5\text{ V}$. and $R2 = 4.75\text{ k}\Omega$. Using [Table 1](#), we select $C_{SS} = 1000\text{ pF}$ for a 1-ms typical start-up time. For optimal performance, we use the 5-V rail for a Bias supply. An $R3$ of $100\text{ k}\Omega$ is selected as the PG bus is used by other devices with additional 100-k Ω pullup resistors.

A C_{IN} of $10\text{ }\mu\text{F}$ is used for better transient performance on the input supply, a C_{BIAS} of $1\text{ }\mu\text{F}$ is used to ensure the Bias supply is solid, and a C_{OUT} of $1\text{ }\mu\text{F}$ is used to provide some local capacitance on the output.

8.2.3 Application Curves




Figure 28. V_{IN} Dropout Voltage vs I_{OUT} and Temperature (T_J)




Figure 29. V_{BIAS} Line Transient (1.5 A)




Figure 30. Output Load Transient Response




Figure 31. Turnon Response

9 Power Supply Recommendations

The TPS742 devices are designed to operate from an input voltage from 1.1 V to 5.5 V, provided the bias rail is at least 1.4-V higher than the input supply. The bias rail and the input supply must both provide adequate headroom and current for the device to operate normally.

Connect a low-output impedance power supply directly to the IN pin of the TPS742 devices. This supply must have at least $1\text{ }\mu\text{F}$ of capacitance near the IN pin for stability. A supply with similar requirements must also be connected directly to the bias rail with a separate $1\text{ }\mu\text{F}$ or larger capacitor.

If the IN pin is tied to the bias pin, a minimum $4.7\text{ }\mu\text{F}$ of capacitance is needed for stability.

To increase the overall PSRR of the solution at higher frequencies, use a pi-filter or ferrite bead before the input capacitor.

10 Layout

10.1 Layout Guidelines

An optimal layout can greatly improve transient performance, PSRR, and noise. To minimize the voltage droop on the input of the device during load transients, connect the capacitance on IN and BIAS as close as possible to the device. This capacitance also minimizes the effects of parasitic inductance and resistance of the input source and can therefore improve stability. To achieve optimal transient performance and accuracy, connect the top side of R_1 in Figure 27 as close as possible to the load. If BIAS is connected to IN, TI recommends connecting BIAS as close to the sense point of the input supply as possible. This connection minimizes the voltage droop on BIAS during transient conditions and can improve the turnon response.

10.2 Layout Example




Figure 32. Layout Schematic (VQFN Packages)

10.3 Thermal Protection

Thermal protection disables the output when the junction temperature rises to approximately 160°C, allowing the device to cool. When the junction temperature cools to approximately 140°C, the output circuitry is enabled. Depending on power dissipation, thermal resistance, and ambient temperature the thermal protection circuit may cycle ON and OFF. This cycling limits the dissipation of the regulator, protecting it from damage as a result of overheating.

Activation of the thermal protection circuit indicates excessive power dissipation or inadequate heatsinking. For reliable operation, limit junction temperature to 125°C maximum. To estimate the margin of safety in a complete design (including heatsink), increase the ambient temperature until thermal protection is triggered; use worst-case loads and signal conditions. For good reliability, thermal protection must trigger at least 40°C above the maximum expected ambient condition of the application. This condition produces a worst-case junction temperature of 125°C at the highest expected ambient temperature and worst-case load.

The internal protection circuitry of the TPS742 devices is designed to protect against overload conditions. This circuitry is not intended to replace proper heatsinking. Continuously running the TPS742 devices into thermal shutdown degrades device reliability.

10.4 Thermal Considerations

Using the thermal metrics Ψ_{JT} and Ψ_{JB} , shown in [Thermal Information](#), the junction temperature can be estimated with corresponding formulas (given in [Equation 6](#)). For backwards compatibility, an older $\theta_{JC, Top}$ parameter is listed as well.

$$\Psi_{JT}: T_J = T_T + \Psi_{JT} \cdot P_D$$

$$\Psi_{JB}: T_J = T_B + \Psi_{JB} \cdot P_D$$

where


- P_D is the power dissipation given by $P_D = (V_{IN} - V_{OUT}) \times I_{OUT}$
- T_T is the temperature at the center-top of the IC package
- T_B is the PCB temperature measured 1mm away from the IC package *on the PCB surface* (as [Figure 33](#) shows). (6)

NOTE

Both T_T and T_B can be measured on actual application boards using a thermo-gun (an infrared thermometer).

For more information about measuring T_T and T_B , see the application note [Using New Thermal Metrics \(SBVA025\)](#), available for download at www.ti.com.

Thermal Considerations (continued)



(a) Example RGW (QFN) Package Measurement

(b) Example KTW (DDPAK) Package Measurement

- (1) T_T is measured at the center of both the X- and Y-dimensional axes.
- (2) T_B is measured **below** the package lead **on the PCB surface**.

Figure 33. Measuring Points for T_T and T_B

Thermal Considerations (continued)

Compared with θ_{JA} , the new thermal metrics Ψ_{JT} and Ψ_{JB} are less independent of board size, but they do have a small dependency. Figure 34 shows characteristic performance of Ψ_{JT} and Ψ_{JB} versus board size.

Looking at Figure 34, the RGW package thermal performance has negligible dependency on board size. The KTW package, however, does have a measurable dependency on board size. This dependency exists because the package shape is not point-symmetric to an IC center. In the KTW package, for example (see Figure 33), silicon is not beneath the measuring point of T_T , which is the center of the X and Y dimension, so that Ψ_{JT} has a dependency. Also, because of that non-point-symmetry, device heat distribution on the PCB is not point-symmetric, either, so that Ψ_{JB} has a dependency.




Figure 34. Ψ_{JT} and Ψ_{JB} vs Board Size

For a more detailed discussion of why TI does not recommend using $\theta_{JC,Top}$ to determine thermal characteristics, refer to the application note *Using New Thermal Metrics (SBVA025)*, available for download at www.ti.com. Also, refer to the application note *IC Package Thermal Metrics (SPRA953)* (also available on the TI website) for further information.

11 Device and Documentation Support

11.1 Device Support

11.1.1 Development Support

11.1.1.1 Evaluation Modules

An evaluation module (EVM) is available to assist in the initial circuit performance evaluation using the TPS744. The [TPS74201EVM-118 evaluation module](#) (and [related user guide](#)) can be requested at the Texas Instruments website through the product folders or purchased directly from the [TI eStore](#).

11.1.1.2 Spice Models

Computer simulation of circuit performance using SPICE is often useful when analyzing the performance of analog circuits and systems. A SPICE model for the TPS744 is available through the product folders under *Tools & Software*.

11.2 Documentation Support

11.2.1 Related Documentation

For related documentation see the following:

- [6A Current-Sharing Dual LDO](#)
- [Using New Thermal Metrics Application Report](#)

11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.5 Trademarks

E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

11.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.7 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS74201KTWR	ACTIVE	DDPAK/ TO-263	KTW	7	500	Green (RoHS & no Sb/Br)	CU SN Call TI	Level-3-245C-168 HR	-40 to 85	TPS74201	Samples
TPS74201KTWRG3	ACTIVE	DDPAK/ TO-263	KTW	7	500	Green (RoHS & no Sb/Br)	CU SN	Level-3-245C-168 HR	-40 to 85	TPS74201	Samples
TPS74201RGRR	ACTIVE	VQFN	RGR	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	12JA	Samples
TPS74201RGRT	ACTIVE	VQFN	RGR	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	12JA	Samples
TPS74201RGWR	ACTIVE	VQFN	RGW	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 74201	Samples
TPS74201RGWRG4	ACTIVE	VQFN	RGW	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 74201	Samples
TPS74201RGWT	ACTIVE	VQFN	RGW	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 74201	Samples
TPS74201RGWTG4	ACTIVE	VQFN	RGW	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 74201	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=100ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS74201KTWR	DDPAK/ TO-263	KTW	7	500	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
TPS74201RGRR	VQFN	RGR	20	3000	330.0	12.4	3.8	3.8	1.1	8.0	12.0	Q1
TPS74201RGRT	VQFN	RGR	20	250	180.0	12.5	3.8	3.8	1.1	8.0	12.0	Q1
TPS74201RGWR	VQFN	RGW	20	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
TPS74201RGWT	VQFN	RGW	20	250	180.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2


TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS74201KTWR	DDPAK/TO-263	KTW	7	500	367.0	367.0	45.0
TPS74201RGRR	VQFN	RGR	20	3000	338.0	355.0	50.0
TPS74201RGRT	VQFN	RGR	20	250	338.0	355.0	50.0
TPS74201RGWR	VQFN	RGW	20	3000	367.0	367.0	35.0
TPS74201RGWT	VQFN	RGW	20	250	210.0	185.0	35.0

RGR (S-PVQFN-N20)

PLASTIC QUAD FLATPACK NO-LEAD



4210217/A 04/2009

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. QFN (Quad Flatpack No-Lead) package configuration.
 - The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
 - Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.

THERMAL PAD MECHANICAL DATA

RGR (S-PVQFN-N20)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View


Exposed Thermal Pad Dimensions

4210218/E 04/14

NOTE: All linear dimensions are in millimeters

RGR (S-PVQFN-N20)


PLASTIC QUAD FLATPACK NO-LEAD



- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Publication IPC-7351 is recommended for alternate designs.
 - This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <<http://www.ti.com>>.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.

KTW (R-PSFM-G7)


PLASTIC FLANGE-MOUNT



- NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 $\triangle C$. Lead width and height dimensions apply to the plated lead.
 D. Leads are not allowed above the Datum B.
 E. Stand-off height is measured from lead tip with reference to Datum B.
 $\triangle F$. Lead width dimension does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum dimension by more than 0.003".
 G. Cross-hatch indicates exposed metal surface.
 $\triangle H$. Falls within JEDEC MO-169 with the exception of the dimensions indicated.

RGW (S-PVQFN-N20)

PLASTIC QUAD FLATPACK NO-LEAD



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.
 - B. This drawing is subject to change without notice.
 - C. Quad Flat pack, No-leads (QFN) package configuration
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - F. Falls within JEDEC MO-220.

THERMAL PAD MECHANICAL DATA

RGW (S-PVQFN-N20)


PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View


Exposed Thermal Pad Dimensions

4206352-2/M 06/15

NOTE: All linear dimensions are in millimeters

RGW (S-PVQFN-N20)

PLASTIC QUAD FLATPACK NO-LEAD



- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Publication IPC-7351 is recommended for alternate designs.
 - This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <<http://www.ti.com>>.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - Customers should contact their board fabrication site for solder mask tolerances.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2019, Texas Instruments Incorporated

Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

 [View TPS74201RGWTG4 on WIN SOURCE](#)

 [Texas Instruments](#) Information

Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management