



**THE DATASHEET OF
AD795JRZ**



FEATURES

Low power replacement for Burr-Brown OPA111, OPA121 op amps

Low noise

3.3 μV p-p maximum, 0.1 Hz to 10 Hz

11 $\text{nV}/\sqrt{\text{Hz}}$ maximum at 10 kHz

0.6 $\text{fA}/\sqrt{\text{Hz}}$ at 1 kHz

High dc accuracy

500 μV maximum offset voltage

10 $\mu\text{V}/^\circ\text{C}$ maximum drift

2 pA maximum input bias current

Low power: 1.5 mA maximum supply current

APPLICATIONS

Low noise photodiode preamps

CT scanners

Precision I-to-V converters

GENERAL DESCRIPTION

The AD795 is a low noise, precision, FET input operational amplifier. It offers both the low voltage noise and low offset drift of a bipolar input op amp and the very low bias current of a FET-input device. The $10^{14} \Omega$ common-mode impedance insures that input bias current is essentially independent of common-mode voltage and supply voltage variations.

The AD795 has both excellent dc performance and a guaranteed and tested maximum input voltage noise. It features 2 pA maximum input bias current and 500 μV maximum offset voltage, along with low supply current of 1.5 mA maximum.




Figure 2. Voltage Noise Spectral Density

CONNECTION DIAGRAM




Figure 1. 8-Lead SOIC (R) Package

Furthermore, the AD795 features a guaranteed low input noise of 3.3 μV p-p (0.1 Hz to 10 Hz) and a 11 $\text{nV}/\sqrt{\text{Hz}}$ maximum noise level at 10 kHz. The AD795 has a fully specified and tested input offset voltage drift of only 10 $\mu\text{V}/^\circ\text{C}$ maximum.

The AD795 is useful for many high input impedance, low noise applications. The AD795 is rated over the commercial temperature range of 0°C to $+70^\circ\text{C}$.

The AD795 is available in an 8-lead SOIC package.




Figure 3. Typical Distribution of Average Input Offset Voltage Drift

Rev. D

[Document Feedback](#)

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

Features	1	Offset Nulling	13
Applications.....	1	AC Response with High Value Source and Feedback Resistance	14
Connection Diagram	1	Overload Issues.....	15
General Description	1	Input Protection	15
Revision History	2	Preamplifier Applications.....	16
Specifications.....	3	Minimizing Noise Contributions.....	16
Absolute Maximum Ratings.....	5	Using a T Network	17
Thermal Resistance	5	A pH Probe Buffer Amplifier	17
ESD Caution.....	5	Outline Dimensions	18
Typical Performance Characteristics	6	Ordering Guide	18
Minimizing Input Current	11		
Circuit Board Notes.....	12		

REVISION HISTORY

8/2019—Rev. C to Rev. D

Changes to Table 1.....	3
Changes to Ordering Guide	18

12/2009—Rev. B to Rev. C

Changes to Features Section and General Description Section .	1
Changes to Input Bias Current Parameter, Table 1	3
Changes to Table 2.....	5
Added Thermal Resistance Section	5
Added Table 3; Renumbered Sequentially	5
Changes to Minimizing Input Current Section.....	11
Changes to Circuit Board Notes Section and Figure 33.....	12
Changes to Input Protection Section	15
Changes to Ordering Guide	18

10/2002—Rev. A to Rev. B

Deleted Plastic Mini-DIP (N) Package.....	Universal
Edits to Features.....	1
Edits to Specifications	2
Edits to Absolute Maximum Ratings.....	3
Edits to Ordering Guide	3
Edits to Circuit Board Notes.....	9
Edits to Figure 31.....	9
Edits to Offset Nulling	10
Deleted Figure 34.....	10
Deleted Low Noise Op Amp Selection Tree	15
Updated Outline Dimensions.....	15

10/1992—Revision 0: Initial Version

SPECIFICATIONS

At +25°C and ±15 V dc, unless otherwise noted.

Table 1.

Parameter	Test Conditions/Comments	AD795JRZ			Unit
		Min	Typ	Max	
INPUT OFFSET VOLTAGE ¹					
Initial Offset			100	500	μV
Offset	$T_{MIN} - T_{MAX}$		300	1000	μV
vs. Temperature			3	10	μV/°C
vs. Supply (PSRR)		86	110		dB
vs. Supply (PSRR)	$T_{MIN} - T_{MAX}$	84	100		dB
INPUT BIAS CURRENT ²					
Either Input	$V_{CM} = 0\text{ V}$		1	2	pA
Either Input at $T_{MAX} = 70^\circ\text{C}$	$V_{CM} = 0\text{ V}$		23		pA
Either Input	$V_{CM} = +10\text{ V}$		1		pA
Offset Current	$V_{CM} = 0\text{ V}$		0.1	1.0	pA
Offset Current at $T_{MAX} = 70^\circ\text{C}$	$V_{CM} = 0\text{ V}$		2		pA
OPEN-LOOP GAIN	$V_O = \pm 10\text{ V}$ $R_L \geq 10\text{ k}\Omega$ $R_L \geq 10\text{ k}\Omega$	110 100	120 108		dB dB
INPUT VOLTAGE NOISE	0.1 Hz to 10 Hz $f = 10\text{ Hz}$ $f = 100\text{ Hz}$ $f = 1\text{ kHz}$ $f = 10\text{ kHz}$		1.0 20 12 11 9	3.3 50 40 17 11	μV p-p nV/√Hz nV/√Hz nV/√Hz nV/√Hz
INPUT CURRENT NOISE	$f = 0.1\text{ Hz to }10\text{ Hz}$ $f = 1\text{ kHz}$		13 0.6		fA p-p fA/√Hz
FREQUENCY RESPONSE					
Unity Gain, Small Signal	$G = -1$		1.6		MHz
Full Power Response	$V_O = 20\text{ V p-p}$, $R_L = 2\text{ k}\Omega$		16		kHz
Slew Rate, Unity Gain	$V_O = 20\text{ V p-p}$, $R_L = 2\text{ k}\Omega$		1		V/μs
SETTLING TIME ³					
To 0.1%	10 V step		10		μs
To 0.01%	10 V step		11		μs
Overload Recovery ⁴	50% overdrive		2		μs
Total Harmonic Distortion	$f = 1\text{ kHz}$ $R_L \geq 10\text{ k}\Omega$, $V_O = 3\text{ V rms}$		-108		dB
INPUT IMPEDANCE					
Differential	$V_{DIFF} = \pm 1\text{ V}$		$10^{12} \parallel 2$		Ω pF
Common Mode			$10^{14} \parallel 2.2$		Ω pF
INPUT VOLTAGE RANGE					
Differential ⁵			±20		V
Common-Mode Voltage		±10	±11		V
Over Maximum Operating Temperature		±10			V
Common-Mode Rejection Ratio	$V_{CM} = \pm 10\text{ V}$ $T_{MIN} - T_{MAX}$	90 86	110 100		dB dB
OUTPUT CHARACTERISTICS					
Voltage	$R_L \geq 2\text{ k}\Omega$ $T_{MIN} - T_{MAX}$	$V_S - 4$ $V_S - 4$	$V_S - 2.5$		V V
Current	$V_{OUT} = \pm 10\text{ V}$ Short circuit	±5	±10 ±15		mA mA

Parameter	Test Conditions/Comments	AD795JRZ			Unit
		Min	Typ	Max	
POWER SUPPLY					
Rated Performance			±15		V
Operating Range		±4		±18	V
Quiescent Current			1.3	1.5	mA

¹ Input offset voltage specifications are guaranteed after 5 minutes of operation at $T_A = +25^\circ\text{C}$.

² Bias current specifications are guaranteed maximum at either input after 5 minutes of operation at $T_A = +25^\circ\text{C}$. For higher temperature, the current doubles every 10°C .

³ Gain = -1, $R_1 = 10\text{ k}\Omega$.

⁴ Defined as the time required for the amplifier's output to return to normal operation after removal of a 50% overload from the amplifier input.

⁵ Defined as the maximum continuous voltage between the inputs such that neither input exceeds $\pm 10\text{ V}$ from ground.

ABSOLUTE MAXIMUM RATINGS

Table 2.

Parameter	Rating
Supply Voltage	± 18 V
Internal Power Dissipation (at $T_A = +25^\circ\text{C}$)	
SOIC Package	500 mW
Input Voltage	$\pm V_S$
Input Current ¹	± 10 mA
Output Short-Circuit Duration	Indefinite
Differential Input Voltage	$+V_S$ and $-V_S$
Storage Temperature Range (R)	-65°C to $+125^\circ\text{C}$
Operating Temperature Range AD795J	0°C to $+70^\circ\text{C}$

¹ Limit input current to 10 mA or less whenever the input signal exceeds the power supply rail by 0.1 V.

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.

THERMAL RESISTANCE

θ_{JA} is specified for the worst-case conditions, that is, a device soldered on a 4-layer circuit board for surface-mount packages.

Table 3. Thermal Resistance

Package Type	θ_{JA}	Unit
8-Lead SOIC	155	$^\circ\text{C}/\text{W}$

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 4. Common-Mode Voltage Range vs. Supply Voltage




Figure 7. Input Bias Current vs. Supply Voltage




Figure 5. Output Voltage Range vs. Supply Voltage




Figure 8. Typical Distribution of Input Bias Current




Figure 6. Output Voltage Swing vs. Load Resistance




Figure 9. Input Bias Current vs. Temperature




Figure 10. Input Bias Current vs. Common-Mode Voltage

00845-010




Figure 13. Input Voltage Noise vs. Source Resistance

00845-013




Figure 11. Input Bias Current vs. Differential Input Voltage

00845-011




Figure 14. Typical Distribution of Input Voltage Noise

00845-014




Figure 12. Voltage and Current Noise Spectral Density vs. Temperature

00845-012




Figure 15. Input Voltage Noise Spectral Density

00845-015




Figure 16. Short-Circuit Current Limit vs. Temperature




Figure 19. Power Supply Rejection vs. Frequency




Figure 17. Output Swing and Error vs. Settling Time




Figure 20. Common-Mode Rejection vs. Frequency




Figure 18. Absolute Input Error Voltage vs. Input Common-Mode Voltage




Figure 21. Open-Loop Gain and Phase Margin vs. Frequency




Figure 22. Large Signal Frequency Response




Figure 25. Quiescent Supply Current vs. Supply Voltage




Figure 23. Closed-Loop Output Impedance vs. Frequency




Figure 26. Typical Distribution of Input Offset Voltage




Figure 24. Total Harmonic Distortion vs. Frequency




Figure 27. Unity Gain Inverter




Figure 28. Unity Gain Inverter Large Signal Pulse Response

00845-028




Figure 31. Unity Gain Follower Large Signal Pulse Response

00845-031




Figure 29. Unity Gain Inverter Small Signal Pulse Response

00845-029




Figure 32. Unity Gain Follower Small Signal Pulse Response

00845-032




Figure 30. Unity Gain Follower

00845-030

MINIMIZING INPUT CURRENT

The AD795 is guaranteed to 1 pA maximum input current with ± 15 V supply voltage at room temperature. Careful attention to how the amplifier is used is necessary to maintain this performance.

The amplifier's operating temperature should be kept as low as possible. Like other JFET input amplifiers, the AD795's input current doubles for every 10°C rise in junction temperature

(illustrated in Figure 9). On-chip power dissipation raises the device operating temperature, causing an increase in input current. Reducing supply voltage to cut power dissipation reduces the AD795's input current (see Figure 7). Heavy output loads can also increase junction temperature; maintaining a minimum load resistance of 10 k Ω is recommended.

CIRCUIT BOARD NOTES

The AD795 is designed for mounting on printed circuit boards (PCBs). Maintaining picoampere resolution in those environments requires a lot of care. Both the board and the amplifier's package have finite resistance. Voltage differences between the input pins and other pins as well as PCB metal traces causes parasitic currents (see Figure 33) larger than the AD795's input current unless special precautions are taken. Two methods of minimizing parasitic leakages include guarding of the input lines and maintaining adequate insulation resistance.

Figure 34 and Figure 35 show the recommended guarding schemes for noninverting and inverting topologies. Pin 1 is not connected, and can be safely connected to the guard. The high impedance input trace should be guarded on both edges for its entire length.




Figure 33. Sources of Parasitic Leakage Currents

00945-033




Figure 34. Guarding Scheme—Inverter

00945-034




Figure 35. Guard Scheme—Follower

00945-035

Leakage through the bulk of the circuit board can still occur with the guarding schemes shown in Figure 34 and Figure 35. Standard G10 type PCB material may not have high enough volume resistivity to hold leakages at the sub-picoampere level particularly under high humidity conditions. One option that eliminates all effects of board resistance is shown in Figure 36. The AD795's sensitive input pin (either Pin 2 when connected as an inverter, or Pin 3 when connected as a follower) is bent up and soldered directly to a Teflon® insulated standoff. Both the signal input and feedback component leads must also be insulated from the circuit board by Teflon standoffs or low leakage shielded cable.




Figure 36. Input Pin to Insulating Standoff

Contaminants such as solder flux on the board's surface and on the amplifier's package can greatly reduce the insulation resistance between the input pin and those traces with supply or signal voltages. Both the package and the board must be kept clean and dry. An effective cleaning procedure is to first swab the surface with high grade isopropyl alcohol, then rinse it with deionized water and, finally, bake it at 100°C for 1 hour. Polypropylene and polystyrene capacitors should not be subjected to the 100°C bake because they can be damaged at temperatures greater than 80°C.

Other guidelines include making the circuit layout as compact as possible and reducing the length of input lines. Keeping circuit board components rigid and minimizing vibration reduce triboelectric and piezoelectric effects. All precision high impedance circuitry requires shielding from electrical noise and interference. For example, a ground plane should be used under all high value (that is, greater than 1 MΩ) feedback resistors. In some cases, a shield placed over the resistors, or even the entire amplifier, may be needed to minimize electrical interference originating from other circuits. Referring to the equation in

Figure 33, this coupling can take place in either, or both, of two different forms via time varying fields:

$$\frac{dV}{dT} C_p$$

or by injection of parasitic currents by changes in capacitance due to mechanical vibration:

$$\frac{dC_p}{dT} V$$

Both proper shielding and rigid mechanical mounting of components help minimize error currents from both of these sources.

OFFSET NULLING

The circuit in Figure 37 can be used when the amplifier is used as an inverter. This method introduces a small voltage in series with the amplifier's positive input terminal. The amplifier's input offset voltage drift with temperature is not affected. However, variation of the power supply voltages causes offset shifts.




Figure 37. Alternate Offset Null Circuit for Inverter

AC RESPONSE WITH HIGH VALUE SOURCE AND FEEDBACK RESISTANCE

Source and feedback resistances greater than 100 k Ω magnifies the effect of input capacitances (stray and inherent to the AD795) on the ac behavior of the circuit. The effects of common-mode and differential input capacitances should be taken into account because the circuit's bandwidth and stability can be adversely affected.

In a follower, the source resistance, R_s , and input common-mode capacitance, C_s (including capacitance due to board and capacitance inherent to the AD795), form a pole that limits circuit bandwidth to $1/2 \pi R_s C_s$. Figure 38 shows the follower pulse response from a 1 M Ω source resistance with the amplifier's input pin isolated from the board; only the effect of the AD795's input common-mode capacitance is seen.




Figure 38. Follower Pulse Response from 1 M Ω Source Resistance

In an inverting configuration, the differential input capacitance forms a pole in the circuit's loop transmission. This can create peaking in the ac response and possible instability. A feedback capacitance can be used to stabilize the circuit. The inverter pulse response with R_F and R_S equal to 1 M Ω and the input pin isolated from the board appears in Figure 39. Figure 40 shows

the response of the same circuit with a 1 pF feedback capacitance. Typical differential input capacitance for the AD795 is 2 pF.




Figure 39. Inverter Pulse Response with 1 M Ω Source and Feedback Resistance




Figure 40. Inverter Pulse Response with 1 M Ω Source and Feedback Resistance, 1 pF Feedback Capacitance

OVERLOAD ISSUES

Driving the amplifier output beyond its linear region causes some sticking; recovery to normal operation is within 2 μ s of the input voltage returning within the linear range.

If either input is driven below the negative supply, the amplifier's output is driven high, causing a phenomenon called phase reversal. Normal operation is resumed within 30 μ s of the input voltage returning within the linear range.

Figure 41 shows the AD795's input bias currents vs. differential input voltage. Picoamp level input current is maintained for differential voltages up to several hundred millivolts. This behavior is only important if the AD795 is in an open-loop application where substantial differential voltages are produced.




Figure 41. Input Bias Current vs. Differential Input Voltage

INPUT PROTECTION

The AD795 safely handles any input voltage within the supply voltage range. Some applications may subject the input terminals to voltages beyond the supply voltages. In these cases, the following guidelines should be used to maintain the AD795's functionality and performance.

If the inputs are driven more than a 0.5 V below the minus supply, milliamp level currents can be produced through the input terminals. That current should be limited to 10 mA for transient overloads (less than 1 second) and 1 mA for continuous overloads. This can be accomplished with a protection resistor in the input terminal (as shown in Figure 42 and Figure 43). The protection resistor's Johnson noise adds to the amplifier's input voltage noise and impacts the frequency response.

Driving the input terminals above the positive supply causes the input current to increase and limit at 40 μ A. This condition is maintained until 15 V above the positive supply—any input voltage within this range does not harm the amplifier. Input voltage above this range causes destructive breakdown and should be avoided.




Figure 42. Inverter with Input Current Limit




Figure 43. Follower with Input Current Limit

Figure 44 is a schematic of the AD795 as an inverter with an input voltage clamp. Bootstrapping the clamp diodes at the inverting input minimizes the voltage across the clamps and keeps the leakage due to the diodes low. Low leakage diodes (less than 1 pA), such as the FD333s should be used, and should be shielded from light to keep photocurrents from being generated. Even with these precautions, the diodes measurably increase the input current and capacitance.

To achieve the low input bias currents of the AD795, it is not possible to use the same on-chip protection as used in other Analog Devices, Inc., op amps. This makes the AD795 sensitive to handling and precautions should be taken to minimize ESD exposure whenever possible.




Figure 44. Input Voltage Clamp with Diodes




Figure 45. AD795 Used as a Photodiode Preamplifier

PREAMPLIFIER APPLICATIONS

The low input current and offset voltage levels of the AD795 together with its low voltage noise make this amplifier an excellent choice for preamplifiers used in sensitive photodiode applications. In a typical preamp circuit, shown in Figure 45, the output of the amplifier is equal to:

$$V_{OUT} = I_D (R_f) = R_p (P) R_f$$

where:

- I_D is the photodiode signal current, in amps (A).
- R_p is the photodiode sensitivity, in amps/watt (A/W).
- R_f is the value of the feedback resistor, in ohms (Ω).
- P is the light power incident to photodiode surface, in watts (W).

An equivalent model for a photodiode and its dc error sources is shown in Figure 46. The amplifier's input current, I_B , contributes an output voltage error, which is proportional to the value of the feedback resistor. The offset voltage error, V_{OS} , causes a dark current error due to the photodiode's finite shunt resistance, R_D . The resulting output voltage error, V_E , is equal to:

$$V_E = (1 + R_f/R_D) V_{OS} + R_f I_B$$

A shunt resistance on the order of $10^9 \Omega$ is typical for a small photodiode. Resistance R_D is a junction resistance, which typically drops by a factor of two for every 10°C rise in temperature. In the AD795, both the offset voltage and drift are low, which helps minimize these errors.




Figure 46. A Photodiode Model Showing DC Error Sources

MINIMIZING NOISE CONTRIBUTIONS

The noise level limits the resolution obtainable from any preamplifier. The total output voltage noise divided by the feedback resistance of the op amp defines the minimum detectable signal current. The minimum detectable current divided by the photodiode sensitivity is the minimum detectable light power.

Sources of noise in a typical preamp are shown in Figure 47. The total noise contribution is defined as:

$$\overline{V_{OUT}} = \sqrt{\left(\overline{i_n^2} + \overline{i_f^2} + \overline{i_s^2} \left(\frac{R_f}{1+s(C_f)R_f} \right)^2 + \overline{e_n^2} \left(1 + \frac{R_f}{R_D} \left(\frac{1+s(C_D)R_D}{1+s(C_f)R_f} \right) \right)^2 \right)}$$




Figure 47. Noise Contributions of Various Sources

Figure 48, a spectral density vs. frequency plot of each source's noise contribution, shows that the bandwidth of the amplifier's input voltage noise contribution is much greater than its signal bandwidth. In addition, capacitance at the summing junction results in a peaking of noise gain in this configuration. This effect can be substantial when large photodiodes with large shunt capacitances are used. Capacitor C_f sets the signal bandwidth and limits the peak in the noise gain. Each source's rms or root-sum-square contribution to noise is obtained by integrating the sum of the squares of all the noise sources and then by obtaining the square root of this sum. Minimizing the total area under these curves optimizes the preamplifier's overall noise performance.

An output filter with a passband close to that of the signal can greatly improve the preamplifier's signal to noise ratio. The photodiode preamplifier shown in Figure 47, without a bandpass filter, has a total output noise of $50 \mu\text{V rms}$. Using a 26 Hz single-pole output filter, the total output noise drops to $23 \mu\text{V rms}$, a factor of 2 improvement with no loss in signal bandwidth.




Figure 48. Voltage Noise Spectral Density of the Circuit of Figure 47 With and Without an Output Filter

USING A T NETWORK

A T network, shown in Figure 49, can be used to boost the effective transimpedance of an I-to-V converter, for a given feedback resistor value. However, amplifier noise and offset voltage contributions are also amplified by the T network gain. A low noise, low offset voltage amplifier, such as the AD795, is needed for this type of application.




Figure 49. Photodiode Preamp Employing a T Network for Added Gain

A pH PROBE BUFFER AMPLIFIER

A typical pH probe requires a buffer amplifier, shown in Figure 50, to isolate its $10^6 \Omega$ to $10^9 \Omega$ source resistance from external circuitry. The low input current of the AD795 allows the voltage error produced by the bias current and electrode resistance to be minimal. The use of guarding, shielding, high insulation resistance standoffs, and other such standard methods used to

minimize leakage are all needed to maintain the accuracy of this circuit.

The slope of the pH probe transfer function, 50 mV per pH unit at room temperature, has a 3300 ppm/°C temperature coefficient. The buffer of Figure 50 provides an output voltage equal to 1 V/pH unit. Temperature compensation is provided by resistor RT, which is a special temperature compensation resistor, Part Number Q81, 1 kΩ, 1%, 3500 ppm/°C, available from Tel Labs, Inc.





Figure 50. pH Probe Amplifier

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-012-AA
 CONTROLLING DIMENSIONS ARE IN MILLIMETERS; INCH DIMENSIONS
 (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR
 REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 51. 8-Lead Standard Small Outline Package [SOIC_N]
 Narrow Body
 (R-8)
 Dimensions shown in millimeters and (inches)

012407-A

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option
AD795JRZ	0°C to +70°C	8-Lead SOIC_N	R-8
AD795JRZ-REEL	0°C to +70°C	8-Lead SOIC_N	R-8
AD795JRZ-REEL7	0°C to +70°C	8-Lead SOIC_N	R-8

¹ Z= RoHS Compliant Part.

NOTES

NOTES

Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

 [View AD795JRZ on WIN SOURCE](#)

 [Analog Devices Inc. Information](#)

Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management