


# OPTIREG™ Linear TLE42794

## 5V low drop fixed voltage regulator



### Features

- Output voltage 5 V  $\pm$  2%
- Output current up to 150 mA
- Very low current consumption
- Early Warning
- Power-on and undervoltage reset with programmable delay time
- Reset low down to  $V_Q = 1$  V
- Adjustable reset threshold
- Very low dropout voltage
- Output current limitation
- Reverse polarity protection
- Overtemperature protection
- Suitable for use in automotive electronics
- Wide temperature range from -40 °C up to 150 °C
- Input voltage range from -42 V to 45 V
- Green Product (RoHS compliant)



### Potential applications

General automotive applications.

### Product validation

Qualified for automotive applications. Product validation according to AEC-Q100/101.

### Description

The OPTIREG™ Linear TLE42794 is a monolithic integrated low dropout voltage regulator, especially designed for automotive applications. An input voltage up to 45 V is regulated to an output voltage of 5.0 V. The component is able to drive loads up to 150 mA. It is short-circuit protected by the implemented current limitation and has an integrated overtemperature shutdown. A reset signal is generated for an output voltage  $V_{Q,rt}$  of typically 4.65 V. This threshold can be decreased by an external resistor divider. The power-on reset delay time can be programmed by the external delay capacitor. The additional sense comparator provides an early warning function: Any voltage (e.g. the input voltage) can be monitored, an under-voltage condition is indicated by setting the comparator's output to low. If pull-up resistors are desired at the outputs of the reset

and the sense comparator, the TLE42694 with integrated pull-up resistors can be used instead of the TLE42794.

### **Dimensioning information on external components**

The input capacitor  $C_1$  is recommended for compensation of line influences. The output capacitor  $C_Q$  is necessary for the stability of the control loop.

### **Circuit description**

The control amplifier compares a reference voltage to a voltage that is proportional to the output voltage and drives the base of the series transistor via a buffer. Saturation control as a function of the load current prevents any oversaturation of the power element. The component also has a number of internal circuits for protection against:

- Overload
- Overtemperature
- Reverse polarity


| <b>Type</b> | <b>Package</b>         | <b>Marking</b> |
|-------------|------------------------|----------------|
| TLE42794G   | PG-DSO-8               | 42794G         |
| TLE42794GM  | PG-DSO-14              | 42794GM        |
| TLE42794E   | PG-SSOP-14 exposed pad | 42794E         |

## Table of Contents

|          |  |           |
|----------|--|-----------|
| <b>1</b> | <b>Block diagram</b> .....   | <b>4</b>  |
| <b>2</b> | <b>Pin configuration</b> .....   | <b>5</b>  |
| 2.1      | Pin assignment TLE42794G (PG-DSO-8) .....                              | 5         |
| 2.2      | Pin definitions and functions TLE42794G (PG-DSO-8) .....               | 5         |
| 2.3      | Pin assignment TLE42794GM (PG-DSO-14) .....                            | 6         |
| 2.4      | Pin definitions and functions TLE42794GM (PG-DSO-14) .....             | 6         |
| 2.5      | Pin assignment TLE42794E (PG-SSOP-14 exposed pad) .....                | 7         |
| 2.6      | Pin definitions and functions TLE42794E (PG-SSOP-14 exposed pad) ..... | 7         |
| <b>3</b> | <b>General product characteristics</b> .....                           | <b>9</b>  |
| 3.1      | Absolute maximum ratings .....   | 9         |
| 3.2      | Functional range .....   | 10        |
| 3.3      | Thermal resistance .....   | 11        |
| <b>4</b> | <b>Block description and electrical characteristics</b> .....          | <b>13</b> |
| 4.1      | Voltage regulator .....  | 13        |
| 4.2      | Electrical characteristics voltage regulator .....                     | 14        |
| 4.3      | Typical performance characteristics voltage regulator .....            | 15        |
| 4.4      | Current consumption .....  | 17        |
| 4.5      | Typical performance characteristics current consumption .....          | 18        |
| 4.6      | Reset function .....   | 19        |
| 4.7      | Typical performance characteristics reset .....                        | 23        |
| 4.8      | Early warning function .....   | 24        |
| <b>5</b> | <b>Application information</b> .....                                   | <b>26</b> |
| 5.1      | Application diagram .....  | 26        |
| 5.2      | Selection of external components .....                                 | 27        |
| 5.2.1    | Input pin .....  | 27        |
| 5.2.2    | Output pin .....   | 27        |
| 5.3      | Thermal considerations .....   | 28        |
| 5.4      | Reverse polarity protection .....                                      | 29        |
| <b>6</b> | <b>Package information</b> .....                                       | <b>30</b> |
| <b>7</b> | <b>Revision history</b> .....  | <b>32</b> |

**Block diagram**

**1 Block diagram**




**Figure 1 Block diagram**

**Pin configuration**

**2 Pin configuration**

**2.1 Pin assignment TLE42794G (PG-DSO-8)**




**Figure 2 Pin configuration (top view)**

**2.2 Pin definitions and functions TLE42794G (PG-DSO-8)**

| Pin | Symbol | Function   |
|-----|--------|--|
| 1   | I      | <b>Input</b><br>for compensating line influences, a capacitor to GND close to the IC terminals is recommended  |
| 2   | SI     | <b>Sense input</b><br>connect the voltage to be monitored;<br>connect to Q if the sense comparator is not needed   |
| 3   | RADJ   | <b>Reset threshold adjust</b><br>connect an external voltage divider to adjust reset threshold;<br>connect to GND for using internal threshold   |
| 4   | D      | <b>Reset delay timing</b><br>connect a ceramic capacitor to GND for adjusting the reset delay time;<br>leave open if the reset function is not needed  |
| 5   | GND    | <b>Ground</b>  |
| 6   | RO     | <b>Reset output</b><br>open collector output; external pull-up resistor required, respecting values given in <a href="#">Reset output external pull-up resistor to V<sub>Q</sub></a> ;<br>leave open if the reset function is not needed   |
| 7   | SO     | <b>Sense output</b><br>open collector output; external pull-up resistor required, respecting values given in <a href="#">Sense output external Pull-up resistor to V<sub>Q</sub></a> ;<br>leave open if the sense comparator is not needed |
| 8   | Q      | <b>Output</b><br>block to GND with a capacitor close to the IC terminals, respecting the values given for its capacitance C <sub>Q</sub> and ESR in <a href="#">“Functional range” on Page 10</a>  |

**Pin configuration**

**2.3 Pin assignment TLE42794GM (PG-DSO-14)**



**Figure 3 Pin configuration (top view)**


**2.4 Pin definitions and functions TLE42794GM (PG-DSO-14)**

| Pin        | Symbol | Function  |
|------------|--------|---|
| 1          | RADJ   | Reset threshold adjust<br>connect an external voltage divider to adjust reset threshold;<br>connect to GND for using internal threshold   |
| 2          | D      | <b>Reset delay timing</b><br>connect a ceramic capacitor to GND for adjusting the reset delay time;<br>leave open if the reset function is not needed   |
| 3, 4, 5, 6 | GND    | <b>Ground</b><br>connect all pins to PCB and heatsink area  |
| 7          | RO     | <b>Reset output</b><br>open collector output; external pull-up resistor required, respecting values given in <b>Reset output external pull-up resistor to V<sub>Q</sub></b> ;<br>leave open if the reset function is not needed   |
| 8          | SO     | <b>Sense output</b><br>open collector output; external pull-up resistor required, respecting values given in <b>Sense output external Pull-up resistor to V<sub>Q</sub></b> ;<br>leave open if the sense comparator is not needed |
| 9          | Q      | <b>Output</b><br>block to GND with a capacitor close to the IC terminals, respecting the values given for its capacitance C <sub>Q</sub> and ESR in the table <b>“Functional range” on Page 10</b>                                |
| 10, 11, 12 | GND    | <b>Ground</b><br>connect all pins to PCB and heatsink area  |

**Pin configuration**

| Pin | Symbol | Function   |
|-----|--------|--|
| 13  | I      | <b>Input</b><br>for compensating line influences, a capacitor to GND close to the IC terminals is recommended    |
| 14  | SI     | <b>Sense input</b><br>connect the voltage to be monitored;<br>connect to Q if the sense comparator is not needed |

**2.5 Pin assignment TLE42794E (PG-SSOP-14 exposed pad)**



**Figure 4 Pin Configuration (top view)**

**2.6 Pin definitions and functions TLE42794E (PG-SSOP-14 exposed pad)**

| Pin       | Symbol | Function  |
|-----------|--------|---|
| 1         | RADJ   | <b>Reset threshold adjust</b><br>connect an external voltage divider to adjust reset threshold;<br>connect to GND for using internal threshold  |
| 2, 5, 6   | n.c.   | not connected   |
| 3         | D      | <b>Reset delay timing</b><br>connect a ceramic capacitor to GND for adjusting the reset delay time;<br>leave open if the reset function is not needed   |
| 4         | GND    | <b>Ground</b><br>connect all pins to PCB and heatsink area  |
| 7         | RO     | <b>Reset output</b><br>open collector output; external pull-up resistor required, respecting values given in <b>Reset output external pull-up resistor to V<sub>Q</sub></b> ;<br>leave open if the reset function is not needed   |
| 8         | SO     | <b>Sense output</b><br>open collector output; external pull-up resistor required, respecting values given in <b>Sense output external Pull-up resistor to V<sub>Q</sub></b> ;<br>leave open if the sense comparator is not needed |
| 9, 10, 12 | n.c.   | not connected   |

**Pin configuration**

| <b>Pin</b> | <b>Symbol</b> | <b>Function</b>   |
|------------|---------------|---|
| 11         | Q             | <b>Output</b><br>block to GND with a capacitor close to the IC terminals, respecting the values given for its capacitance $C_Q$ and ESR in the table <b>“Functional range” on Page 10</b> |
| 13         | I             | <b>Input</b><br>for compensating line influences, a capacitor to GND close to the IC terminals is recommended   |
| 14         | SI            | <b>Sense input</b><br>connect the voltage to be monitored;<br>connect to Q if the sense comparator is not needed  |

General product characteristics

### 3 General product characteristics

#### 3.1 Absolute maximum ratings

**Table 1 Absolute maximum ratings<sup>1)</sup>**

-40 °C ≤ T<sub>j</sub> ≤ 150 °C; all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

| Parameter                                 | Symbol               | Values |      |      | Unit | Note or Test Condition                                 | Number  |
|---|----------------------|--------|------|------|------|--|---------|
|   |                      | Min.   | Typ. | Max. |      |  |         |
| <b>Input, sense input</b>                 |                      |        |      |      |      |  |         |
| Voltage                                   | V <sub>I</sub>       | -40    | –    | 45   | V    | –  | P_4.1.1 |
| <b>Output, reset output, sense output</b> |                      |        |      |      |      |  |         |
| Voltage                                   | V <sub>Q</sub>       | -0.3   | –    | 7    | V    | –  | P_4.1.2 |
| <b>Reset delay, reset threshold</b>       |                      |        |      |      |      |  |         |
| Voltage                                   | V <sub>D</sub>       | -0.3   | –    | 7    | V    | –  | P_4.1.3 |
| <b>Temperature</b>                        |                      |        |      |      |      |  |         |
| Junction temperature                      | T <sub>j</sub>       | -40    | –    | 150  | °C   | –  | P_4.1.4 |
| Storage temperature                       | T <sub>stg</sub>     | -50    | –    | 150  | °C   | –  | P_4.1.5 |
| <b>ESD absorption</b>                     |                      |        |      |      |      |  |         |
| ESD absorption                            | V <sub>ESD,HBM</sub> | -2     | –    | 2    | kV   | Human body model (HBM) <sup>2)</sup>                   | P_4.1.6 |
| ESD absorption                            | V <sub>ESD,CDM</sub> | -500   | –    | 500  | V    | Charge device model (CDM) <sup>3)</sup>                | P_4.1.7 |
| ESD absorption                            | V <sub>ESD,CDM</sub> | -750   | –    | 750  | V    | Charge device model (CDM) <sup>3)</sup> at corner pins | P_4.1.8 |

1) Not subject to production test, specified by design

2) ESD susceptibility human body model “HBM” according to AEC-Q100-002 - JESD22-A114

3) ESD susceptibility charged device model “CDM” according to ESDA STM5.3.1

#### Notes

1. Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
2. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the data sheet. Fault conditions are considered as “outside” normal operating range. Protection functions are not designed for continuous repetitive operation.

**General product characteristics**

**3.2 Functional range**

**Table 2 Functional range**

| Parameter                                     | Symbol     | Values |      |      | Unit               | Note or Test Condition | Number  |
|---|------------|--------|------|------|--------------------|------------------------|---------|
|   |            | Min.   | Typ. | Max. |                    |                        |         |
| Input voltage                                 | $V_I$      | 5.5    | –    | 45   | V                  | –                      | P_4.2.1 |
| Output capacitor's requirements for stability | $C_Q$      | 10     | –    | –    | $\mu\text{F}$      | – <sup>1)</sup>        | P_4.2.2 |
| Output capacitor's requirements for stability | $ESR(C_Q)$ | –      | –    | 3    | $\Omega$           | – <sup>2)</sup>        | P_4.2.3 |
| Junction temperature                          | $T_j$      | -40    | –    | 150  | $^{\circ}\text{C}$ | –                      | P_4.2.4 |

1) The minimum output capacitance requirement is applicable for a worst case capacitance tolerance of 30%

2) Relevant ESR value at  $f = 10$  kHz

*Note: Within the functional range the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the related electrical characteristics table.*

**General product characteristics**

**3.3 Thermal resistance**

**Table 3 Thermal resistance**

| Parameter                                 | Symbol      | Values |      |      | Unit | Note or Test Condition  | Number   |
|---|-------------|--------|------|------|------|---|----------|
|   |             | Min.   | Typ. | Max. |      |   |          |
| <b>TLE42794G (PG-DSO-8)</b>               |             |        |      |      |      |   |          |
| Junction to soldering point <sup>1)</sup> | $R_{thJSP}$ | –      | 80   | –    | K/W  | measured to pin 5   | P_4.3.1  |
| Junction to ambient <sup>1)</sup>         | $R_{thJA}$  | –      | 113  | –    | K/W  | FR4 2s2p board <sup>2)</sup>  | P_4.3.2  |
| Junction to ambient <sup>1)</sup>         | $R_{thJA}$  | –      | 172  | –    | K/W  | FR4 1s0p board, footprint only <sup>3)</sup>                          | P_4.3.3  |
| Junction to ambient <sup>1)</sup>         | $R_{thJA}$  | –      | 142  | –    | K/W  | FR4 1s0p board, 300mm <sup>2</sup> heatsink area on PCB <sup>3)</sup> | P_4.3.4  |
| Junction to ambient <sup>1)</sup>         | $R_{thJA}$  | –      | 136  | –    | K/W  | FR4 1s0p board, 600mm <sup>2</sup> heatsink area on PCB <sup>3)</sup> | P_4.3.5  |
| <b>TLE42794GM (PG-DSO-14)</b>             |             |        |      |      |      |   |          |
| Junction to soldering point <sup>1)</sup> | $R_{thJSP}$ | –      | 27   | –    | K/W  | measured to group of pins 3, 4, 5, 10, 11, 12                         | P_4.3.6  |
| Junction to ambient <sup>1)</sup>         | $R_{thJA}$  | –      | 63   | –    | K/W  | FR4 2s2p board <sup>2)</sup>  | P_4.3.7  |
| Junction to ambient <sup>1)</sup>         | $R_{thJA}$  | –      | 104  | –    | K/W  | FR4 1s0p board, footprint only <sup>3)</sup>                          | P_4.3.8  |
| Junction to ambient <sup>1)</sup>         | $R_{thJA}$  | –      | 73   | –    | K/W  | FR4 1s0p board, 300mm <sup>2</sup> heatsink area on PCB <sup>3)</sup> | P_4.3.9  |
| Junction to ambient <sup>1)</sup>         | $R_{thJA}$  | –      | 65   | –    | K/W  | FR4 1s0p board, 600mm <sup>2</sup> heatsink area on PCB <sup>3)</sup> | P_4.3.10 |
| <b>TLE42794E (PG-SSOP-14 exposed pad)</b> |             |        |      |      |      |   |          |
| Junction to case <sup>1)</sup>            | $R_{thJC}$  | –      | 10   | –    | K/W  | measured to exposed pad   | P_4.3.11 |
| Junction to ambient <sup>1)</sup>         | $R_{thJA}$  | –      | 47   | –    | K/W  | FR4 2s2p board <sup>2)</sup>  | P_4.3.12 |
| Junction to ambient <sup>1)</sup>         | $R_{thJA}$  | –      | 145  | –    | K/W  | FR4 1s0p board, footprint only <sup>3)</sup>                          | P_4.3.13 |
| Junction to ambient <sup>1)</sup>         | $R_{thJA}$  | –      | 63   | –    | K/W  | FR4 1s0p board, 300mm <sup>2</sup> heatsink area on PCB <sup>3)</sup> | P_4.3.14 |
| Junction to ambient <sup>1)</sup>         | $R_{thJA}$  | –      | 53   | –    | K/W  | FR4 1s0p board, 600mm <sup>2</sup> heatsink area on PCB <sup>3)</sup> | P_4.3.15 |

1) Not subject to production test, specified by design

**General product characteristics**

- 2) Specified  $R_{thJA}$  value is according to Jedec JESD51-2,-5,-7 at natural convection on FR4 2s2p board; The product (chip+package) was simulated on a  $76.2 \times 114.3 \times 1.5 \text{ mm}^3$  board with 2 inner copper layers (2 x  $70\mu\text{m}$  Cu, 2 x  $35\mu\text{m}$  Cu). Where applicable a thermal via array under the exposed pad contacted the first inner copper layer.
- 3) Specified  $R_{thJA}$  value is according to JEDEC JESD 51-3 at natural convection on FR4 1s0p board; The product (chip+package) was simulated on a  $76.2 \times 114.3 \times 1.5 \text{ mm}^3$  board with 1 copper layer (1 x  $70\mu\text{m}$  Cu).

## 4 Block description and electrical characteristics

### 4.1 Voltage regulator

The output voltage  $V_Q$  is controlled by comparing a portion of it to an internal reference and driving a PNP pass transistor accordingly. The control loop stability depends on the output capacitor  $C_Q$ , the load current, the chip temperature and the poles/zeros introduced by the integrated circuit. To ensure stable operation, the output capacitor's capacitance and its equivalent series resistor ESR requirements given in the table **“Functional range” on Page 10** have to be maintained. For details see also the typical performance graph **“Output capacitor series resistor ESR( $C_Q$ ) versus output current  $I_Q$ ” on Page 16**. As the output capacitor also has to buffer load steps it should be sized according to the application's needs.


An input capacitor  $C_I$  is strongly recommended to compensate line influences. Connect the capacitors close to the component's terminals.

A protection circuitry prevent the IC as well as the application from destruction in case of catastrophic events. These safeguards contain an output current limitation, a reverse polarity protection as well as a thermal shutdown in case of overtemperature.

In order to avoid excessive power dissipation that could never be handled by the pass element and the package, the maximum output current is decreased at input voltages above  $V_I = 22$  V.

The thermal shutdown circuit prevents the IC from immediate destruction under fault conditions (e.g. output continuously short-circuited) by switching o-ff the power stage. After the chip has cooled down, the regulator restarts. This leads to an oscillatory behavior of the output voltage until the fault is removed. However, junction temperatures above 150 °C are outside the maximum ratings and therefore significantly reduce the IC's lifetime.

The TLE42794 allows a negative supply voltage. In this fault condition, small currents are flowing into the IC, increasing its junction temperature. This has to be considered for the thermal design, respecting that the thermal protection circuit is not operating during reverse polarity conditions.



**Figure 5 Voltage regulator**

**Block description and electrical characteristics**

**4.2 Electrical characteristics voltage regulator**

**Table 4 Electrical characteristics voltage regulator**

$V_I = 13.5\text{ V}$ ,  $-40\text{ °C} \leq T_j \leq 150\text{ °C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)


| Parameter   | Symbol              | Values |      |      | Unit | Note or Test Condition  | Number  |
|---|---------------------|--------|------|------|------|---|---------|
|   |                     | Min.   | Typ. | Max. |      |   |         |
| Output voltage  | $V_Q$               | 4.9    | 5.0  | 5.1  | V    | $100\ \mu\text{A} < I_Q < 100\ \text{mA}$<br>$6\ \text{V} < V_I < 18\ \text{V}$ | P_5.2.1 |
| Output current limitation                             | $I_{Q,max}$         | 150    | 200  | 500  | mA   | $V_Q = 4.8\text{V}$   | P_5.2.2 |
| Load regulation steady-state                          | $\Delta V_{Q,load}$ | -30    | -15  | -    | mV   | $I_Q = 5\ \text{mA to } 100\ \text{mA}$<br>$V_I = 6\ \text{V}$                  | P_5.2.3 |
| Line regulation steady-state                          | $\Delta V_{Q,line}$ | -      | 10   | 40   | mV   | $V_I = 6\ \text{V to } 32\ \text{V}$<br>$I_Q = 5\ \text{mA}$                    | P_5.2.4 |
| Dropout voltage <sup>1)</sup><br>$V_{dr} = V_I - V_Q$ | $V_{dr}$            | -      | 250  | 500  | mV   | $I_Q = 100\ \text{mA}$  | P_5.2.5 |
| Overtemperature shutdown threshold                    | $T_{j,sd}$          | 151    | -    | 200  | °C   | $T_j$ increasing <sup>2)</sup>  | P_5.2.6 |
| Overtemperature shutdown threshold hysteresis         | $T_{j,sdh}$         | -      | 15   | -    | °C   | $T_j$ decreasing <sup>2)</sup>  | P_5.2.7 |
| Power supply ripple rejection <sup>2)</sup>           | PSRR                | -      | 70   | -    | dB   | $f_{ripple} = 100\ \text{Hz}$<br>$V_{ripple} = 0.5\ V_{pp}$                     | P_5.2.8 |

1) measured when the output voltage  $V_Q$  has dropped 100mV from the nominal value obtained at  $V_I = 13.5\text{V}$


2) not subject to production test, specified by design

### 4.3 Typical performance characteristics voltage regulator


**Output voltage  $V_Q$  versus junction temperature  $T_j$**




**Output current  $I_Q$  versus input voltage  $V_I$**



**Power supply ripple rejection  $PSRR$  versus ripple frequency  $f_r$**




**Line regulation  $\Delta V_{Q,line}$  versus input voltage  $V_I$**




**Block description and electrical characteristics**


**Load regulation  $\Delta V_{Q,load}$  versus output current  $I_Q$**




**Output capacitor series resistor  $ESR(C_Q)$  versus output current  $I_Q$**



**Dropout voltage  $V_{dr}$  versus output current  $I_Q$**



**Dropout voltage  $V_{dr}$  versus junction temperature  $T_j$**



**Block description and electrical characteristics**

**4.4 Current consumption**


**Table 5 Electrical characteristics voltage regulator**

$V_I = 13.5\text{ V}$ ,  $-40\text{ °C} \leq T_j \leq 150\text{ °C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)


| Parameter                                | Symbol | Values |      |      | Unit          | Note or Test Condition                              | Number  |
|--|--------|--------|------|------|---------------|---|---------|
|  |        | Min.   | Typ. | Max. |               |   |         |
| Current consumption<br>$I_q = I_Q - I_I$ | $I_q$  | –      | 210  | 280  | $\mu\text{A}$ | $I_Q = 100\ \mu\text{A}$<br>$T_j = 25\text{ °C}$    | P_5.4.1 |
| Current consumption<br>$I_q = I_Q - I_I$ | $I_q$  | –      | 240  | 300  | $\mu\text{A}$ | $I_Q = 100\ \mu\text{A}$<br>$T_j \leq 85\text{ °C}$ | P_5.4.2 |
| Current consumption<br>$I_q = I_Q - I_I$ | $I_q$  | –      | 0.7  | 1    | mA            | $I_Q = 10\text{ mA}$                                | P_5.4.3 |
| Current consumption<br>$I_q = I_Q - I_I$ | $I_q$  | –      | 3.5  | 8    | mA            | $I_Q = 50\text{ mA}$                                | P_5.4.4 |

#### 4.5 Typical performance characteristics current consumption


**Current consumption  $I_q$  versus output current  $I_Q$  ( $I_Q$  low)**



**Current consumption  $I_q$  versus output current  $I_Q$**



**Current consumption  $I_q$  versus input voltage  $V_1$**



## Block description and electrical characteristics

### 4.6 Reset function

The reset function provides several features:

#### Output undervoltage reset:

An output undervoltage condition is indicated by setting the reset output RO to “low”. This signal might be used to reset a microcontroller during low supply voltage.

#### Power-on reset delay time:

The power-on reset delay time  $t_{rd}$  allows a microcontroller and oscillator to start up. This delay time is the time frame from exceeding the reset switching threshold  $V_{RT}$  until the reset is released by switching the reset output “RO” from “low” to “high”. The power-on reset delay time  $t_{rd}$  is defined by an external delay capacitor  $C_D$  connected to pin D charged by the delay capacitor charge current  $I_{D,ch}$  starting from  $V_D = 0 V$ .

If the application needs a power-on reset delay time  $t_{rd}$  different from the value given in **Power on reset delay time**, the delay capacitor’s value can be derived from the specified values in **Power on reset delay time** and the desired power-on delay time:

(4.1)

$$C_D = \frac{t_{rd,new}}{t_{rd}} \times 47nF$$

with

- $C_D$ : capacitance of the delay capacitor to be chosen
- $t_{rd,new}$ : desired power-on reset delay time
- $t_{rd}$ : power-on reset delay time specified in this datasheet

For a precise calculation also take the delay capacitor’s tolerance into consideration.

#### Reset reaction time:

The reset reaction time avoids that short undervoltage spikes trigger an unwanted reset “low” signal. The reset reaction time  $t_{rr}$  considers the internal reaction time  $t_{rr,int}$  and the discharge time  $t_{rr,d}$  defined by the external delay capacitor  $C_D$  (see typical performance graph for details). Hence, the total reset reaction time becomes:

(4.2)

$$t_{rr} = t_{rd,int} + t_{rr,d}$$

with

- $t_{rr}$ : reset reaction time
- $t_{rr,int}$ : internal reset reaction time
- $t_{rr,d}$ : reset discharge

#### Reset output pull-up resistor $R_{RO}$ :

The reset output RO is an open collector output requiring an external pull-up resistor. In **Table 6 “Electrical characteristics reset function” on Page 21** a minimum value for the external resistor  $R_{RO}$  is given. Keep in mind to stay within the values specified for the reset output RO in **Table 1 “Absolute maximum ratings” on Page 9**

**Block description and electrical characteristics**

**Reset Adjust Function**

The undervoltage reset switching threshold can be adjusted according to the application’s needs by connecting an external voltage divider ( $R_{ADJ,1}, R_{ADJ,2}$ ) at pin RADJ. For selecting the default threshold connect pin RADJ to GND.

When dimensioning the voltage divider, take into consideration that there will be an additional current constantly flowing through the resistors.


With a voltage divider connected, the reset switching threshold  $V_{RT,new}$  is calculated as follows:

(4.3)

$$V_{RT,new} = \frac{R_{ADJ,1} + R_{ADJ,2}}{R_{ADJ,2}} \times V_{RADJ,th}$$


with

- $V_{RT,new}$ : the desired new reset switching threshold
- $R_{ADJ,1}, R_{ADJ,2}$ : resistors of the external voltage divider
- $V_{RADJ,th}$ : reset adjust switching threshold given in [Table 6 “Electrical characteristics reset function” on Page 21](#)



**Figure 6** Block diagram reset function

**Block description and electrical characteristics**



**Figure 7 Timing diagram reset**

**Table 6 Electrical characteristics reset function**

$V_I = 13.5\text{ V}$ ,  $-40\text{ °C} \leq T_j \leq 150\text{ °C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

| Parameter  | Symbol         | Values |      |      | Unit | Note or Test Condition               | Number  |
|--|----------------|--------|------|------|------|--------------------------------------|---------|
|  |                | Min.   | Typ. | Max. |      |                                      |         |
| <b>Output undervoltage reset</b>                       |                |        |      |      |      |                                      |         |
| Default output undervoltage reset switching thresholds | $V_{RT}$       | 4.5    | 4.65 | 4.8  | V    | V <sub>Q</sub> decreasing            | P_5.6.1 |
| <b>Output undervoltage reset threshold adjustment</b>  |                |        |      |      |      |                                      |         |
| Reset adjust switching threshold                       | $V_{RADJ,th}$  | 1.26   | 1.35 | 1.44 | V    | $3.5\text{ V} \leq V_Q < 5\text{ V}$ | P_5.6.2 |
| Reset adjustment range <sup>1)</sup>                   | $V_{RT,range}$ | 3.50   | –    | 4.65 | V    | –                                    | P_5.6.3 |

**Block description and electrical characteristics**

**Table 6 Electrical characteristics reset function (cont'd)**

$V_I = 13.5\text{ V}$ ,  $-40\text{ °C} \leq T_j \leq 150\text{ °C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)


| Parameter                                       | Symbol         | Values |      |      | Unit          | Note or Test Condition   | Number   |
|---|----------------|--------|------|------|---------------|--|----------|
|   |                | Min.   | Typ. | Max. |               |  |          |
| <b>Reset output RO</b>                          |                |        |      |      |               |  |          |
| Reset output low voltage                        | $V_{RO,low}$   | –      | 0.1  | 0.4  | V             | $1\text{ V} \leq V_Q \leq V_{RT}$<br>external $R_{RO,ext} = 10\text{ k}\Omega$           | P_5.6.4  |
| Reset output external pull-up resistor to $V_Q$ | $R_{RO,ext}$   | 10     | –    | –    | k $\Omega$    | $1\text{ V} \leq V_Q \leq V_{RT}$ ; $V_{RO} \leq 0.4\text{ V}$                           | P_5.6.5  |
| <b>Reset delay timing</b>                       |                |        |      |      |               |  |          |
| Delay pin output voltage                        | $V_D$          | –      | –    | 5    | V             | –  | P_5.6.6  |
| Power on reset delay time                       | $t_{rd}$       | 17     | 28   | 39   | ms            | CD = 100 nF  | P_5.6.7  |
| Upper delay switching threshold                 | $V_{DU}$       | –      | 1.8  | –    | V             | –  | P_5.6.8  |
| Lower Delay switching threshold                 | $V_{DL}$       | –      | 0.45 | –    | V             | –  | P_5.6.9  |
| Delay capacitor charge current                  | $I_{D,ch}$     | –      | 6.5  | –    | $\mu\text{A}$ | VD = 1 V   | P_5.6.10 |
| Delay capacitor reset discharge current         | $I_{D,dch}$    | –      | 70   | –    | mA            | VD = 1 V   | P_5.6.11 |
| Delay capacitor discharge time                  | $t_{rr,d}$     | –      | 1.9  | 3    | $\mu\text{s}$ | Calculated value:<br>$t_{rr,d} = C_D \cdot (V_{DU} - V_{DL}) / I_{D,dch}$<br>CD = 100 nF | P_5.6.12 |
| Internal reset reaction time                    | $t_{rr,int}$   | –      | 3    | 7    | $\mu\text{s}$ | CD = 0 nF <sup>2)</sup>  | P_5.6.13 |
| Reset reaction time                             | $t_{rr,total}$ | –      | 4.9  | 10   | $\mu\text{s}$ | Calculated value:<br>$t_{rr,total} = t_{rr,int} + t_{rr,d}$<br>CD = 100 nF               | P_5.6.14 |

1) VRT is scaled linearly, in case the reset switching threshold is modified

2) parameter not subject to production test; specified by design

## 4.7 Typical performance characteristics reset


Power on reset delay time  $t_{rd}$  versus  
junction temperature  $T_j$



**Block description and electrical characteristics**

**4.8 Early warning function**

The additional sense comparator provides an early warning function: Any voltage (e.g. the input voltage) can be monitored, an undervoltage condition is indicated by setting the comparator's output to low.



**Figure 8 Sense timing diagram**

**Table 7 Electrical characteristics early warning function**

$V_I = 13.5\text{ V}$ ,  $-40\text{ °C} \leq T_j \leq 150\text{ °C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

| Parameter                     | Symbol        | Values |      |      | Unit | Note or Test Condition | Number  |
|-------------------------------|---------------|--------|------|------|------|------------------------|---------|
|                               |               | Min.   | Typ. | Max. |      |                        |         |
| <b>Sense comparator input</b> |               |        |      |      |      |                        |         |
| Sense threshold high          | $V_{Sl,high}$ | 1.24   | 1.31 | 1.38 | V    | –                      | P_5.8.1 |
| Sense threshold low           | $V_{Sl,low}$  | 1.16   | 1.22 | 1.28 | V    | –                      | P_5.8.2 |
| Sense switching hysteresis    | $V_{Sl,hy}$   | 20     | 90   | 160  | mV   | –                      | P_5.8.3 |

**Block description and electrical characteristics**

**Table 7 Electrical characteristics early warning function (cont'd)**

$V_I = 13.5\text{ V}$ ,  $-40\text{ °C} \leq T_j \leq 150\text{ °C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)


| Parameter  | Symbol       | Values |      |      | Unit             | Note or Test Condition  | Number  |
|--|--------------|--------|------|------|------------------|---|---------|
|  |              | Min.   | Typ. | Max. |                  |   |         |
| Sense input current                                | $I_{SI}$     | -1     | -0.1 | 1    | $\mu\text{A}$    | –   | P_5.8.4 |
| <b>Sense comparator output</b>                     |              |        |      |      |                  |   |         |
| Sense output low voltage                           | $V_{SO,low}$ | –      | 0.1  | 0.4  | V                | $V_{SI} < V_{SI,low}$<br>$V_I > 5.5\text{ V}$<br>$R_{SO,ext} = 10\text{ k}\Omega$ | P_5.8.5 |
| Sense output external<br>Pull-up resistor to $V_Q$ | $R_{SO,ext}$ | 10     | –    | –    | $\text{k}\Omega$ | $V_I > 5.5\text{ V}$<br>$V_{SO} \leq 0.4\text{ V}$                                | P_5.8.6 |

**Application information**


**5 Application information**

*Note: The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.*

**5.1 Application diagram**



**Figure 9 Application diagram with selecting default reset thresholds**



**Figure 10 Application diagram with reset thresholds adjustment**

---

**Application information**

## **5.2 Selection of external components**

### **5.2.1 Input pin**

The typical input circuitry for a linear voltage regulator is shown in the application diagram above.

A ceramic capacitor at the input, in the range of 100 nF to 470 nF, is recommended to filter out the high frequency disturbances imposed by the line e.g. ISO pulses 3a/b. This capacitor must be placed very close to the input pin of the linear voltage regulator on the PCB.

An aluminum electrolytic capacitor in the range of 10  $\mu$ F to 470  $\mu$ F is recommended as an input buffer to smooth out high energy pulses, such as ISO pulse 2a. This capacitor should be placed close to the input pin of the linear voltage regulator on the PCB.

An overvoltage suppressor diode can be used to further suppress any high voltage beyond the maximum rating of the linear voltage regulator and protect the device against any damage due to over-voltage.

The external components at the input are not mandatory for the operation of the voltage regulator, but they are recommended in case of possible external disturbances.

### **5.2.2 Output pin**

An output capacitor is mandatory for the stability of linear voltage regulators.

The requirement to the output capacitor is given in **“Thermal resistance” on Page 11**. The graph **“Output capacitor series resistor ESR( $C_0$ ) versus output current  $I_Q$ ” on Page 16** shows the stable operation range of the device.

TLE42794 is designed to be stable with extremely low ESR capacitors. According to the automotive environment, ceramic capacitors with X5R or X7R dielectrics are recommended.

The output capacitor should be placed as close as possible to the regulator’s output and GND pins and on the same side of the PCB as the regulator itself.

In case of rapid transients of input voltage or load current, the capacitance should be dimensioned in accordance and verified in the real application that the output stability requirements are fulfilled.

## Application information

### 5.3 Thermal considerations

Knowing the input voltage, the output voltage and the load profile of the application, the total power dissipation can be calculated:

$$P_D = (V_I - V_Q) \times I_Q + V_I \times I_q \quad (5.1)$$

with

- $P_D$ : continuous power dissipation
- $V_I$ : input voltage
- $V_Q$ : output voltage
- $I_Q$ : output current
- $I_q$ : quiescent current

The maximum acceptable thermal resistance  $R_{thJA}$  can then be calculated:

$$R_{thJA, max} = \frac{T_{j, max} - T_a}{P_D} \quad (5.2)$$

with

- $T_{j, max}$ : maximum allowed junction temperature
- $T_a$ : ambient temperature

Based on the above calculation the proper PCB type and the necessary heat sink area can be determined with reference to the specification in **“Thermal resistance” on Page 11**.

#### Example

Application conditions:

$$V_I = 13.5 \text{ V}$$

$$V_Q = 5 \text{ V}$$

$$I_Q = 50 \text{ mA}$$

$$T_a = 105 \text{ °C}$$

Calculation of  $R_{thJA, max}$ :

$$P_D = (V_I - V_Q) \cdot I_Q + V_I \cdot I_q$$

$$= (13.5 \text{ V} - 5 \text{ V}) \cdot 50 \text{ mA} + 13.5 \text{ V} \cdot 8 \text{ mA}$$

$$= 0.425 \text{ W} + 0.108 \text{ W}$$

$$= 0.533 \text{ W}$$

$$R_{thJA, max} = (T_{j, max} - T_a) / P_D$$

$$= (150 \text{ °C} - 105 \text{ °C}) / 0.533 \text{ W}$$

$$= 84.4 \text{ K/W}$$

As a result, the PCB design must ensure a thermal resistance  $R_{thJA}$  lower than 84.4 K/W. By considering TLE42794E (PG-SSOP-14 EP package) and according to **“Thermal resistance” on Page 11**, at least 300 mm<sup>2</sup> heatsink area is needed on the FR4 1s0p PCB, or the FR4 2s2p board can be used.

**Application information**


**5.4 Reverse polarity protection**

TLE42794 is self protected against reverse polarity faults and allows negative supply voltage. External reverse polarity diode is not needed. However, the absolute maximum ratings of the device as specified in **“Absolute maximum ratings” on Page 9** must be kept.


The reverse voltage causes several small currents to flow into the IC hence increasing its junction temperature. As the thermal shut down circuitry does not work in the reverse polarity condition, designers have to consider this in their thermal design.

**Package information**

**6 Package information**




**Figure 11 PG-DSO-8<sup>1)</sup>**



**Figure 12 PG-DSO-14<sup>1)</sup>**

1) Dimensions in mm

**Package information**



**Figure 13 PG-SSOP-14 exposed pad<sup>1)</sup>**

**Green Product (RoHS compliant)**

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

**Further information on packages**

<https://www.infineon.com/packages>

1) Dimensions in mm

**Revision history**

**7 Revision history**

| <b>Revision</b> | <b>Date</b> | <b>Changes</b>   |
|-----------------|-------------|--|
| 1.3             | 2018-10-02  | Updated layout<br>Updated package drawing "PG-DSO-14"<br>Editorial changes   |
| 1.2             | 2014-07-03  | <b>"Application information" on Page 26</b> added<br>PG-SSOP-14 EP package outline updated   |
| 1.1             | 2008-10-09  | Package version TLE42794E in PG-SSOP-14 exposed pad and all related information added<br>In <b>"Overview" on Page 2</b> package graphic for PG-SSOP-14 exposed pad and product name "TLE42794E" added<br>In <b>Chapter 2 "Pin assignment TLE42794E (PG-SSOP-14 exposed pad)" on Page 7</b> and <b>"Pin definitions and functions TLE42794E (PG-SSOP-14 exposed pad)" on Page 7</b> added<br>In <b>"Thermal resistance" on Page 11</b> values for TLE42794E added<br>In <b>"Package Outlines" on Page 28</b> outlines for TLE42794E added |
| 1.0             | 2008-09-19  | Initial version data sheet   |

## Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

**Edition 2018-10-02**

**Published by**

**Infineon Technologies AG**

**81726 Munich, Germany**

**© 2018 Infineon Technologies AG.**

**All Rights Reserved.**

**Do you have a question about any aspect of this document?**

**Email: [erratum@infineon.com](mailto:erratum@infineon.com)**

**Document reference**

**Z8F52699205**

## IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office ([www.infineon.com](http://www.infineon.com)).

## WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.

## Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

- ⊖ [View TLE42794GMXUMA2 on WIN SOURCE](#)
- ⊖ [Infineon Technologies Information](#)

## Optimize Your Supply Chain with WIN SOURCE Solutions

- ✓ Global Sourcing Solution
- ✓ Obsolete Management
- ✓ Cost Control Management
- ✓ Shortage Management
- ✓ Alternative Solution
- ✓ Excess Inventory Management