




THE DATASHEET OF OPA4343NA/2K5



Burr-Brown Products
from Texas Instruments

OPA343
OPA2343
OPA4343



www.ti.com

SINGLE-SUPPLY, RAIL-TO-RAIL OPERATIONAL AMPLIFIERS

microAmplifier™ Series

FEATURES

- RAIL-TO-RAIL INPUT/OUTPUT
- MICRO SIZE PACKAGES
- WIDE BANDWIDTH: 5.5MHz
- HIGH SLEW RATE: 6V/ μ s
- LOW THD+NOISE: 0.0007% ($f = 1\text{kHz}$)
- LOW QUIESCENT CURRENT: 850 μ A/chan
- SINGLE, DUAL, AND QUAD VERSIONS

DESCRIPTION






OPA343 series rail-to-rail CMOS operational amplifiers are designed for low-cost, miniature applications. They are optimized for low-voltage, single-supply operation. Rail-to-rail input/output and high-speed operation make them ideal for driving sampling Analog-to-Digital (A/D) converters. They are also well suited for general-purpose and audio applications as well as providing I/V conversion at the output of Digital-to-Analog (D/A) converters. Single, dual, and quad versions have identical specifications for design flexibility.

APPLICATIONS

- DRIVING A/D CONVERTERS
- PCMCIA CARDS
- DATA ACQUISITION
- AUDIO PROCESSING
- COMMUNICATIONS
- ACTIVE FILTERS
- TEST EQUIPMENT

The OPA343 series operates on a single supply as low as 2.5V, and input common-mode voltage range extends 500mV beyond the supply rails. Output voltage swings to within 1mV of the supply rails with a 100k Ω load. They offer excellent dynamic response ($BW = 5.5\text{MHz}$, $SR = 6\text{V}/\mu\text{s}$), yet quiescent current is only 850 μ A. Dual and quad designs feature completely independent circuitry for lowest crosstalk and freedom from interaction.

The single (OPA343) packages are the tiny SOT-23-5 surface mount and SO-8 surface mount. The dual (OPA2343) comes in the miniature MSOP-8 surface mount and SO-8 surface mount. The quad (OPA4343) packages are the space-saving SSOP-16 surface mount, SO-14 surface mount, and TSSOP-14 surface mount. All are specified from -40°C to $+85^{\circ}\text{C}$ and operate from -55°C to $+125^{\circ}\text{C}$. A SPICE macromodel is available for design analysis.



SPECIFICATIONS: $V_S = 2.7V$ to $5.5V$

Boldface limits apply over the specified temperature range, $T_A = -40^{\circ}C$ to $+85^{\circ}C$. $V_S = 5V$.

At $T_A = +25^{\circ}C$, $R_L = 10k\Omega$ connected to $V_S/2$ and $V_{OUT} = V_S/2$, unless otherwise noted.

PARAMETER	CONDITION	OPA343NA, UA OPA2343EA, UA OPA4343EA, UA, NA			UNITS
		MIN	TYP ⁽¹⁾	MAX	
OFFSET VOLTAGE Input Offset Voltage vs Temperature vs Power Supply Over Temperature Channel Separation, dc	V_{OS} dV_{OS}/dT PSRR $V_S = 5V$ $V_S = 2.7V$ to $5.5V$, $V_{CM} = 0V$ $V_S = 2.7V$ to $5.5V$, $V_{CM} = 0V$		± 2 ± 3 40 0.2	± 8 200 200	mV $\mu V/^{\circ}C$ $\mu V/V$ $\mu V/V$
INPUT BIAS CURRENT Input Bias Current Over Temperature Input Offset Current	I_B I_{OS}		± 0.2 ± 0.2	± 10 ± 60 ± 10	pA pA pA
NOISE Input Voltage Noise, $f = 0.1$ to $50kHz$ Input Voltage Noise Density, $f = 1kHz$ Current Noise Density, $f = 1kHz$	e_n i_n		8 25 3		μV_{rms} $nV/\sqrt{Hz}$ $fA/\sqrt{Hz}$
INPUT VOLTAGE RANGE Common-Mode Voltage Range Common-Mode Rejection Ratio	V_{CM} CMRR $-0.3V < V_{CM} < (V+) - 1.8V$ $V_S = 5V$, $-0.3V < V_{CM} < 5.3V$ $V_S = 2.7V$, $-0.3V < V_{CM} < 3V$	-0.3 74 60 54	 92 75 70	$(V+) + 0.3$	V dB dB dB
INPUT IMPEDANCE Differential Common-Mode			$10^{13} \parallel 3$ $10^{13} \parallel 6$		$\Omega \parallel pF$ $\Omega \parallel pF$
OPEN-LOOP GAIN Open-Loop Voltage Gain Over Temperature Over Temperature Over Temperature	A_{OL} $R_L = 100k\Omega$, $5mV < V_O < (V+) - 5mV$ $R_L = 100k\Omega$, $5mV < V_O < (V+) - 5mV$ $R_L = 10k\Omega$, $50mV < V_O < (V+) - 50mV$ $R_L = 10k\Omega$, $50mV < V_O < (V+) - 50mV$ $R_L = 2k\Omega$, $200mV < V_O < (V+) - 200mV$ $R_L = 2k\Omega$, $200mV < V_O < (V+) - 200mV$	100 100 100 100 92 92	120 117 110		dB dB dB dB dB dB
FREQUENCY RESPONSE Gain-Bandwidth Product Slew Rate Settling Time, 0.1% 0.01% Overload Recovery Time Total Harmonic Distortion + Noise	GBW SR THD+N $V_S = 5V$, $V_O = 3V_{p-p}^{(2)}$, $G = 1$, $f = 1kHz$	$G = 1$ $V_S = 5V$, $G = 1$, $C_L = 100pF$ $V_S = 5V$, $2V$ Step, $C_L = 100pF$ $V_S = 5V$, $2V$ Step, $C_L = 100pF$ $V_{IN} \cdot G = V_S$	5.5 6 1 1.6 0.2 0.0007		MHz V/ μs μs μs μs %
OUTPUT Voltage Output Swing from Rail ⁽³⁾ Over Temperature Over Temperature Over Temperature Short-Circuit Current Capacitive Load Drive	I_{SC} C_{LOAD} $R_L = 100k\Omega$, $A_{OL} \geq 100dB$ $R_L = 100k\Omega$, $A_{OL} \geq 100dB$ $R_L = 10k\Omega$, $A_{OL} \geq 100dB$ $R_L = 10k\Omega$, $A_{OL} \geq 100dB$ $R_L = 2k\Omega$, $A_{OL} \geq 92dB$ $R_L = 2k\Omega$, $A_{OL} \geq 92dB$		1 10 40 ± 50 See Typical Curve	5 5 50 50 200 200	mV mV mV mV mV mV mA
POWER SUPPLY Specified Voltage Range Operating Voltage Range Quiescent Current (per amplifier) Over Temperature	V_S I_Q $I_O = 0$, $V_S = +5V$ $I_O = 0$, $V_S = +5V$	2.7	2.5 to 5.5 0.85	5 1.25 1.4	V V mA mA
TEMPERATURE RANGE Specified Range Operating Range Storage Range Thermal Resistance SOT-23-5 Surface Mount MSOP-8 Surface Mount SO-8 Surface Mount SSOP-16 Surface Mount SO-14 Surface Mount TSSOP-14 Surface Mount	θ_{JA}	-40 -55 -65		$+85$ $+125$ $+150$	$^{\circ}C$ $^{\circ}C$ $^{\circ}C$ $^{\circ}C/W$ $^{\circ}C/W$ $^{\circ}C/W$ $^{\circ}C/W$ $^{\circ}C/W$ $^{\circ}C/W$ $^{\circ}C/W$

NOTES: (1) $V_S = +5V$. (2) $V_{OUT} = 0.25V$ to $3.25V$. (3) Output voltage swings are measured between the output and power supply rails.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Supply Voltage	7.5V
Signal Input Terminals, Voltage ⁽²⁾	(V-) -0.5V to (V+) +0.5V
Current ⁽²⁾	10mA
Output Short-Circuit ⁽³⁾	Continuous
Operating Temperature	-55°C to +125°C
Storage Temperature	-65°C to +150°C
Junction Temperature	150°C
Lead Temperature (soldering, 10s)	300°C

NOTES: (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. (2) Input terminals are diode-clamped to the power supply rails. Input signals that can swing more than 0.5V beyond the supply rails should be current-limited to 10mA or less. (3) Short-circuit to ground, one amplifier per package.



ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Burr-Brown recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PACKAGE/ORDERING INFORMATION







PRODUCT	PACKAGE	PACKAGE DRAWING NUMBER	SPECIFIED TEMPERATURE RANGE	PACKAGE MARKING	ORDERING NUMBER ⁽¹⁾	TRANSPORT MEDIA
Single						
OPA343NA	5-Lead SOT-23-5	331	-40°C to +85°C	B43	OPA343NA/250	Tape and Reel
"	"	"	"	"	OPA343NA/3K	Tape and Reel
OPA343UA	SO-8 Surface-Mount	182	-40°C to +85°C	OPA343UA	OPA343UA	Rails
"	"	"	"	"	OPA343UA/2K5	Tape and Reel
Dual						
OPA2343EA	MSOP-8 Surface-Mount	337	-40°C to +85°C	C43	OPA2343EA/250	Tape and Reel
"	"	"	"	"	OPA2343EA/2K5	Tape and Reel
OPA2343UA	SO-8 Surface-Mount	182	-40°C to +85°C	OPA2343UA	OPA2343UA	Rails
"	"	"	"	"	OPA2343UA/2K5	Tape and Reel
Quad						
OPA4343EA	SSOP-16 Surface-Mount	322	-40°C to +85°C	OPA4343EA	OPA4343EA/250	Tape and Reel
"	"	"	"	"	OPA4343EA/2K5	Tape and Reel
OPA4343UA	SO-14 Surface-Mount	235	-40°C to +85°C	OPA4343UA	OPA4343UA	Rails
"	"	"	"	"	OPA4343UA/2K5	Tape and Reel
OPA4343NA	TSSOP-14 Surface-Mount	357	-40°C to +85°C	OPA4343NA	OPA4343NA/250	Tape and Reel
"	"	"	"	"	OPA4343NA/2K5	Tape and Reel

NOTE: (1) Models with a slash (/) are available only in Tape and Reel in the quantities indicated (e.g., /2K5 indicates 2500 devices per reel). Ordering 2500 pieces of "OPA2343EA/2K5" will get a single 2500 piece Tape and Reel.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.







TYPICAL PERFORMANCE CURVES

At $T_A = +25^\circ\text{C}$, $V_S = +5\text{V}$, and $R_L = 10\text{k}\Omega$ connected to $V_S/2$, unless otherwise noted.









TYPICAL PERFORMANCE CURVES (Cont.)

At $T_A = +25^\circ\text{C}$, $V_S = +5\text{V}$, and $R_L = 10\text{k}\Omega$ connected to $V_S/2$, unless otherwise noted.



TYPICAL PERFORMANCE CURVES (Cont.)

At $T_A = +25^\circ\text{C}$, $V_S = +5\text{V}$, and $R_L = 10\text{k}\Omega$ connected to $V_S/2$, unless otherwise noted.




TYPICAL PERFORMANCE CURVES (Cont.)

At $T_A = +25^\circ\text{C}$, $V_S = +5\text{V}$, and $R_L = 10\text{k}\Omega$ connected to $V_S/2$, unless otherwise noted.


SMALL-SIGNAL STEP RESPONSE

$C_L = 100\text{pF}$




LARGE-SIGNAL STEP RESPONSE


$C_L = 100\text{pF}$



SMALL-SIGNAL OVERSHOOT vs LOAD CAPACITANCE



SETTLING TIME vs CLOSED-LOOP GAIN



APPLICATIONS INFORMATION

OPA343 series op amps are fabricated on a state-of-the-art 0.6 micron CMOS process. They are unity-gain stable and suitable for a wide range of general-purpose applications. Rail-to-rail input/output make them ideal for driving sampling A/D converters. In addition, excellent ac performance makes them well-suited for audio applications. The class AB output stage is capable of driving 600Ω loads connected to any point between V^+ and ground.

Rail-to-rail input and output swing significantly increases dynamic range, especially in low-supply applications. Figure 1 shows the input and output waveforms for the OPA343 in unity-gain configuration. Operation is from a single +5V supply with a $10k\Omega$ load connected to $V_S/2$. The input is a 5Vp-p sinusoid. Output voltage is approximately 4.98Vp-p.

Power-supply pins should be bypassed with $0.01\mu F$ ceramic capacitors.




FIGURE 1. Rail-to-Rail Input and Output.

OPERATING VOLTAGE

OPA343 series op amps are fully specified from +2.7V to +5V. However, supply voltage may range from +2.5V to +5.5V. Parameters are guaranteed over the specified supply range—a unique feature of the OPA343 series. In addition, many specifications apply from -40°C to $+85^\circ\text{C}$. Most behavior remains virtually unchanged throughout the full operating voltage range. Parameters which vary significantly with operating voltages or temperature are shown in the Typical Performance Curves.

RAIL-TO-RAIL INPUT

The input common-mode voltage range of the OPA343 series extends 500mV beyond the supply rails. This is achieved with a complementary input stage—an N-channel input differential pair in parallel with a P-channel differential pair, as shown in Figure 2. The N-channel pair is active for input voltages close to the positive rail, typically $(V^+) - 1.3\text{V}$ to 500mV above the positive supply. The P-channel pair is on for inputs from 500mV below the negative supply to approximately $(V^+) - 1.3\text{V}$.

There is a small transition region, typically $(V^+) - 1.5\text{V}$ to $(V^+) - 1.1\text{V}$, in which both input pairs are on. This 400mV transition region can vary $\pm 300\text{mV}$ with process variation. Thus, the transition region (both stages on) can range from $(V^+) - 1.8\text{V}$ to $(V^+) - 1.4\text{V}$ on the low end, up to $(V^+) - 1.2\text{V}$ to $(V^+) - 0.8\text{V}$ on the high end. Within the 400mV transition region PSRR, CMRR, offset voltage, offset drift, and THD may be degraded compared to operation outside this region.

A double-folded cascode adds the signal from the two input pairs and presents a differential signal to the class AB output stage. Normally, input bias current is approximately 200fA, however, input voltages exceeding the power supplies by




FIGURE 2. Simplified Schematic.

more than 500mV can cause excessive current to flow in or out of the input pins. Momentary voltages greater than 500mV beyond the power supply can be tolerated if the current on the input pins is limited to 10mA. This is easily accomplished with an input resistor, as shown in Figure 3. Many input signals are inherently current-limited to less than 10mA, therefore, a limiting resistor is not required.




FIGURE 3. Input Current Protection for Voltages Exceeding the Supply Voltage.

RAIL-TO-RAIL OUTPUT

A class AB output stage with common-source transistors is used to achieve rail-to-rail output. For light resistive loads ($>50k\Omega$), the output voltage is typically a few millivolts from the supply rails. With moderate resistive loads ($2k\Omega$ to $50k\Omega$), the output can swing to within a few tens of millivolts from the supply rails and maintain high open-loop gain. See the typical performance curve “Output Voltage Swing vs Output Current.”

CAPACITIVE LOAD AND STABILITY

OPA343 series op amps can drive a wide range of capacitive loads. However, all op amps under certain conditions may become unstable. Op amp configuration, gain, and load value are just a few of the factors to consider when determining stability. An op amp in unity gain configuration is the most susceptible to the effects of capacitive load. The

capacitive load reacts with the op amp’s output resistance, along with any additional load resistance, to create a pole in the small-signal response which degrades the phase margin. In unity gain, OPA343 series op amps perform well, with a pure capacitive load up to approximately 1000pF. Increasing gain enhances the amplifier’s ability to drive more capacitance. See the typical performance curve “Small-Signal Overshoot vs Capacitive Load.”

One method of improving capacitive load drive in the unity gain configuration is to insert a 10Ω to 20Ω resistor in series with the output, as shown in Figure 4. This significantly reduces ringing with large capacitive loads. However, if there is a resistive load in parallel with the capacitive load, R_S creates a voltage divider. This introduces a dc error at the output and slightly reduces output swing. This error may be insignificant. For instance, with $R_L = 10k\Omega$ and $R_S = 20\Omega$, there is only about a 0.2% error at the output.

DRIVING A/D CONVERTERS

OPA343 series op amps are optimized for driving medium speed (up to 100kHz) sampling A/D converters. However, they also offer excellent performance for higher-speed converters. The OPA343 series provides an effective means of buffering the A/D’s input capacitance and resulting charge injection while providing signal gain. For applications requiring high accuracy, the OPA340 series is recommended.

Figures 5 and 6 show the OPA343 driving an ADS7816. The ADS7816 is a 12-bit, micro-power sampling converter in the tiny MSOP-8 package. When used with the miniature package options of the OPA343 series, the combination is ideal for space-limited and low-power applications. For further information consult the ADS7816 data sheet.

With the OPA343 in a noninverting configuration, an RC network at the amplifier’s output can be used to filter high frequency noise in the signal (see Figure 5). In the inverting configuration, filtering may be accomplished with a capacitor across the feedback resistor (see Figure 6).




FIGURE 4. Series Resistor in Unity-Gain Configuration Improves Capacitive Load Drive.




FIGURE 5. OPA343 in Noninverting Configuration Driving ADS7816.




FIGURE 6. OPA343 in Inverting Configuration Driving ADS7816.




FIGURE 7. Speech Bandpass Filter.




FIGURE 8. Transimpedance Amplifier.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
OPA2343EA/250	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	C43	Samples
OPA2343EA/250G4	ACTIVE	VSSOP	DGK	8	250	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	C43	Samples
OPA2343EA/2K5	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	C43	Samples
OPA2343EA/2K5G4	ACTIVE	VSSOP	DGK	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	C43	Samples
OPA2343UA	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 2343UA	Samples
OPA2343UA/2K5	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 2343UA	Samples
OPA2343UA/2K5G4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 2343UA	Samples
OPA343NA/250	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	B43	Samples
OPA343NA/250G4	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	B43	Samples
OPA343NA/3K	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	B43	Samples
OPA343NA/3KG4	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	B43	Samples
OPA343UA	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 343UA	Samples
OPA343UA/2K5	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 343UA	Samples
OPA343UA/2K5G4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 343UA	Samples
OPA4343EA/250	ACTIVE	SSOP	DBQ	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 4343EA	Samples
OPA4343EA/2K5	ACTIVE	SSOP	DBQ	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 4343EA	Samples
OPA4343NA/250	ACTIVE	TSSOP	PW	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 4343NA	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
OPA4343NA/2K5	ACTIVE	TSSOP	PW	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA 4343NA	Samples
OPA4343UA	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	OPA4343UA	Samples
OPA4343UA/2K5	ACTIVE	SOIC	D	14	2500	Pb-Free (RoHS)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	OPA4343UA	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA2343EA/250	VSSOP	DGK	8	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA2343EA/2K5	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
OPA2343UA/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA343NA/250	SOT-23	DBV	5	250	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
OPA343NA/3K	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
OPA343UA/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA4343EA/250	SSOP	DBQ	16	250	180.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA4343EA/2K5	SSOP	DBQ	16	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
OPA4343NA/250	TSSOP	PW	14	250	180.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
OPA4343NA/2K5	TSSOP	PW	14	2500	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
OPA4343UA/2K5	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA2343EA/250	VSSOP	DGK	8	250	366.0	364.0	50.0
OPA2343EA/2K5	VSSOP	DGK	8	2500	366.0	364.0	50.0
OPA2343UA/2K5	SOIC	D	8	2500	367.0	367.0	35.0
OPA343NA/250	SOT-23	DBV	5	250	180.0	180.0	18.0
OPA343NA/3K	SOT-23	DBV	5	3000	180.0	180.0	18.0
OPA343UA/2K5	SOIC	D	8	2500	367.0	367.0	35.0
OPA4343EA/250	SSOP	DBQ	16	250	210.0	185.0	35.0
OPA4343EA/2K5	SSOP	DBQ	16	2500	367.0	367.0	35.0
OPA4343NA/250	TSSOP	PW	14	250	210.0	185.0	35.0
OPA4343NA/2K5	TSSOP	PW	14	2500	367.0	367.0	35.0
OPA4343UA/2K5	SOIC	D	14	2500	367.0	367.0	38.0

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.

Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

 [View OPA4343NA/2K5](#) on WIN SOURCE

 [Texas Instruments](#) Information

Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management