




# THE DATASHEET OF TPS78825DBVTG4





## 150-mA LOW-NOISE LDO WITH IN-RUSH CURRENT CONTROL FOR USB APPLICATION

### FEATURES




- 150-mA Low-Dropout Regulator
- Available in 2.5 V, 3.3 V
- Programmable Slew Rate Control
- Output Noise Typically 56  $\mu\text{V}_{\text{RMS}}$
- Only 17  $\mu\text{A}$  Quiescent Current at 150 mA
- 1  $\mu\text{A}$  Quiescent Current in Standby Mode
- Dropout Voltage Typically 150 mV at 150 mA (TPS78833)
- Over Current Limitation
- $-40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$  Operating Junction Temperature Range
- 5-Pin SOT-23 (DBV) Package

### DESCRIPTION

The TPS78825 and TPS78833 are very small (SOT-23) package, low-noise LDOs that regulate the output voltage to 2.5 V and 3.3 V with input voltage ranging from 2.7 V to an absolute maximum of 13.5 V. These devices output 150 mA with a peak current of 350 mA (typ). The TPS788xx family uses the SR pin to program the output voltage slew rate to control the in-rush current. This is specifically used in the USB application where large load capacitance is present at start-up. The TPS788xx devices use only 17  $\mu\text{A}$  of quiescent current and exhibit only 56  $\mu\text{V}_{\text{RMS}}$  of output voltage noise using a 10  $\mu\text{F}$  output capacitor.

The usual PNP pass transistor has been replaced by a PMOS pass element. Because the PMOS pass element behaves as a low-value resistor, the dropout voltage is very low, typically 150 mV at 150 mA of load current, and is directly proportional to the load current.

The TPS788xx also features a logic-enabled sleep mode to shut down the regulator, reducing quiescent current to 1  $\mu\text{A}$  typical at  $T_J = 25^{\circ}\text{C}$ .



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


AVAILABLE OPTIONS

T <sub>J</sub>	VOLTAGE	PACKAGE	PART NUMBER		SYMBOL
-40°C to 125°C	2.5 V	SOT-23 (DBV)	TPS78825DBVT†	TPS78825DBVR‡	PGZI
	3.3 V		TPS78833DBVT	TPS78833DBVR	PGTI

† The DBVT indicates tape and reel of 250 parts.

‡ The DBVR indicates tape and reel of 3000 parts.

functional block diagram



Terminal Functions

TERMINAL NAME	NO.	I/O	DESCRIPTION
EN	3	I	Active low enable
GND	2		Regulator ground
IN	1	I	The IN terminal is the input to the device.
OUT	5	O	The OUT terminal is the regulated output of the device.
SR	4	I	The SR terminal is used to control the in-rush current.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)§

Input voltage range (see Note 1)	-0.3 V to 13.5 V
Voltage range at EN	-0.3 V to V <sub>I</sub> + 0.3 V
Voltage on OUT	7 V
Peak output current	Internally limited
ESD rating, HBM	2 kV
Continuous total power dissipation	See Dissipation Rating Table
Operating virtual junction temperature range, T <sub>J</sub>	-40°C to 150°C
Operating ambient temperature range, T <sub>A</sub>	-40°C to 85°C
Storage temperature range, T <sub>stg</sub>	-65°C to 150°C

§ Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to network ground terminal.

DISSIPATION RATING TABLE

BOARD	PACKAGE	R <sub>θJC</sub>	R <sub>θJA</sub>	DERATING FACTOR ABOVE T <sub>A</sub> = 25°C	T <sub>A</sub> ≤ 25°C POWER RATING	T <sub>A</sub> = 70°C POWER RATING	T <sub>A</sub> = 85°C POWER RATING
Low K†	DBV	65.8°C/W	259°C/W	3.9 mW/°C	386 mW	212 mW	154 mW
High K#	DBV	65.8°C/W	180°C/W	5.6 mW/°C	555 mW	305 mW	222 mW

† The JEDEC Low K (1s) board design used to derive this data was a 3 inch x 3 inch, two layer board with 2 ounce copper traces on top of the board.

# The JEDEC High K (2s2p) board design used to derive this data was a 3 inch x 3 inch, multilayer board with 1 ounce internal power and ground planes and 2 ounce copper traces on top and bottom of the board.

electrical characteristics over recommended operating free-air temperature range  $\overline{EN} = 0$ ,  
 $T_J = -40$  to  $125$  °C,  $V_I = V_O(\text{typ}) + 1$  V,  $I_O = 1$  mA,  $C_O = 4.7$   $\mu\text{F}$ ,  $C(\text{SR}) = 0.01$   $\mu\text{F}$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_I$	Input voltage (see Note 2)		2.7		10	V
$I_O$	Continuous output current (see Note 3)		0		150	mA
$T_J$	Operating junction temperature		-40		125	°C
Output voltage	TPS78825	$T_J = 25^\circ\text{C}$		2.5		V
		$10 \mu\text{A} < I_O < 150 \text{ mA}, 3.5 \text{ V} < V_I < 10 \text{ V}$	2.425		2.575	
	TPS78833	$T_J = 25^\circ\text{C}$		3.3		
		$10 \mu\text{A} < I_O < 150 \text{ mA}, 3.8 \text{ V} < V_I < 10 \text{ V}$	3.201		3.399	
Quiescent current (GND current)	$10 \mu\text{A} < I_O < 450 \text{ mA}, T_J = 25^\circ\text{C}$			17		$\mu\text{A}$
	$10 \mu\text{A} < I_O < 150 \text{ mA}$				28	
Load regulation	$10 \mu\text{A} < I_O < 200 \text{ mA}, T_J = 25^\circ\text{C}$			12		mV
Output voltage line regulation ( $\Delta V_O/V_O$ ) (see Note 5)	$V_O + 1 \text{ V} < V_I \leq 10 \text{ V}, T_J = 25^\circ\text{C}$			0.04		%V
	$V_O + 1 \text{ V} < V_I \leq 10 \text{ V}$				0.1	
Output noise voltage (TPS78833)	BW = 200 Hz to 100 kHz, $I_O = 150 \text{ mA}$ , $T_J = 25^\circ\text{C}$ , $C_O = 10 \mu\text{F}$ , $C(\text{SR}) = 0.47 \mu\text{F}$			56		$\mu\text{V}_{\text{RMS}}$
Time, start-up (TPS78833)	$R_L = 22 \Omega$ , $C_O = 10 \mu\text{F}$ , $T_J = 25^\circ\text{C}$	$C(\text{byp}) = 0.01 \mu\text{F}$		10		ms
		$C(\text{byp}) = 0.1 \mu\text{F}$		50		
		$C(\text{byp}) = 0.47 \mu\text{F}$		300		
Output current limit	$V_O = 0 \text{ V}$ (see Note 4)			350	750	mA
Standby current	$EN = 0 \text{ V}, 2.7 \text{ V} < V_I < 10 \text{ V}$			1	2	$\mu\text{A}$
High level enable input voltage	$2.7 \text{ V} < V_I < 10 \text{ V}$		1.7			V
Low level enable input voltage	$2.7 \text{ V} < V_I < 10 \text{ V}$				0.9	V
Input current (EN)	$EN = 0$		-1		1	$\mu\text{A}$
Power supply ripple rejection	TPS78833	$f = 1 \text{ kHz}$ , $T_J = 25^\circ\text{C}$ , $C_O = 10 \mu\text{F}$	$C(\text{SL}) = 0.01 \mu\text{F}$ , $I_O = 150 \text{ mA}$ ,	70		dB
Dropout voltage (see Note 6)	TPS78833	$I_O = 150 \text{ mA}, T_J = 25^\circ\text{C}$		150		mV
		$I_O = 150 \text{ mA}$			300	

NOTES: 2. To calculate the minimum input voltage for your maximum output current, use the following formula:

$$V_I(\text{min}) = V_O(\text{max}) + V_{\text{DO}}(\text{max load})$$

- Continuous output current and operating junction temperature are limited by internal protection circuitry, but it is not recommended that the device operate under conditions beyond those specified in this table for extended periods of time.
- The minimum IN operating voltage is 2.7 V or  $V_O(\text{typ}) + 1$  V, whichever is greater. The maximum IN voltage is 5.5 V. The maximum output current is 200 mA.
- If  $V_O \leq 2.5$  V then  $V_{\text{Imin}} = 2.7$  V,  $V_{\text{Imax}} = 5.5$  V:

$$\text{Line regulation (mV)} = (\%/V) \times \frac{V_O(V_{\text{Imax}} - 2.7 \text{ V})}{100} \times 1000$$

If  $V_O > 2.5$  V then  $V_{\text{Imin}} = V_O + 1$  V,  $V_{\text{Imax}} = 5.5$  V.

- IN voltage equals  $V_O(\text{typ}) - 100$  mV

TYPICAL CHARACTERISTICS




Figure 1




Figure 2




Figure 3




Figure 4




Figure 5




Figure 6




Figure 7




Figure 8




Figure 9

TYPICAL CHARACTERISTICS

OUTPUT VOLTAGE, ENABLE VOLTAGE  
vs  
TIME (START-UP)




Figure 10

LINE TRANSIENT RESPONSE




Figure 11

LOAD TRANSIENT RESPONSE




Figure 12

TYPICAL REGIONS OF STABILITY  
EQUIVALENT SERIES RESISTANCE (ESR)  
vs




Figure 13

TYPICAL REGIONS OF STABILITY  
EQUIVALENT SERIES RESISTANCE (ESR)  
vs





Figure 14

**APPLICATION INFORMATION**

The TPS788xx family of low-dropout (LDO) regulators has been optimized for use in battery-operated equipment. It features extremely low dropout voltages, low output noise, low quiescent current (17  $\mu$ A typically), and enable inputs to reduce supply currents to 1  $\mu$ A when the regulator is turned off. A typical application circuit is shown in Figure 15.



**Figure 15. Typical Application Circuit**

**external capacitor requirements**

Although not required, a 0.047- $\mu$ F or larger ceramic input bypass capacitor, connected between IN and GND and located close to the TPS788xx, is recommended to improve transient response and noise rejection. A higher-value electrolytic input capacitor may be necessary if large, fast-rise-time load transients are anticipated and the device is located several inches from the power source.

Like all low dropout regulators, the TPS788xx requires an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitance is 4.7  $\mu$ F. The ESR (equivalent series resistance) of the capacitor should be between 0.2  $\Omega$  and 10  $\Omega$ . to ensure stability. Capacitor values larger than 4.7  $\mu$ F are acceptable, and allow the use of smaller ESR values. Capacitances less than 4.7  $\mu$ F are not recommended because they require careful selection of ESR to ensure stability. Solid tantalum electrolytic, aluminum electrolytic, and multilayer ceramic capacitors are all suitable, provided they meet the requirements described above. Most of the commercially available 4.7  $\mu$ F surface-mount solid tantalum capacitors, including devices from Sprague, Kemet, and Nichico, meet the ESR requirements stated above. Multilayer ceramic capacitors may have very small equivalent series resistances and may thus require the addition of a low value series resistor to ensure stability.

**CAPACITOR SELECTION**

PART NO.	MFR.	VALUE	MAX ESR†	SIZE (H × L × W)†
T494B475K016AS	Kemet	4.7 $\mu$ F	1.5 $\Omega$	1.9 × 3.5 × 2.8
195D106x0016x2T	Sprague	10 $\mu$ F	1.5 $\Omega$	1.3 × 7.0 × 2.7
695D106x003562T	Sprague	10 $\mu$ F	1.3 $\Omega$	2.5 × 7.6 × 2.5
TPSC475K035R0600	AVX	4.7 $\mu$ F	0.6 $\Omega$	2.6 × 6.0 × 3.2

† Size is in mm. The ESR maximum resistance is in Ohms at 100 kHz and  $T_A = 25^\circ\text{C}$ . Contact the manufacturer for the minimum ESR values.

---

## APPLICATION INFORMATION

### external capacitor requirements (continued)

The external bypass capacitor, used in conjunction with an internal resistor to form a low-pass filter, should be a low ESR ceramic capacitor. For example, the TPS78833 exhibits only  $56 \mu\text{V}_{\text{RMS}}$  of output voltage noise using a  $0.01 \mu\text{F}$  ceramic bypass capacitor and a  $10\text{-}\mu\text{F}$  ceramic output capacitor. Note that the output will start up slower as the bypass capacitance increases due to the RC time constant at the bypass pin that is created by the internal  $150\text{-k}\Omega$  resistor and external capacitor.

### power dissipation and junction temperature

Specified regulator operation is assured to a junction temperature of  $125^\circ\text{C}$ ; the maximum junction temperature should be restricted to  $125^\circ\text{C}$  under normal operating conditions. This restriction limits the power dissipation the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation,  $P_{\text{D(max)}}$ , and the actual dissipation,  $P_{\text{D}}$ , which must be less than or equal to  $P_{\text{D(max)}}$ .

The maximum-power-dissipation limit is determined using the following equation:

$$P_{\text{D(max)}} = \frac{T_{\text{Jmax}} - T_{\text{A}}}{R_{\theta\text{JA}}}$$

Where:

$T_{\text{Jmax}}$  is the maximum allowable junction temperature.

$R_{\theta\text{JA}}$  is the thermal resistance junction-to-ambient for the package, see the dissipation rating table.

$T_{\text{A}}$  is the ambient temperature.

The regulator dissipation is calculated using:

$$P_{\text{D}} = (V_{\text{I}} - V_{\text{O}}) \times I_{\text{O}}$$

Power dissipation resulting from quiescent current is negligible. Excessive power dissipation will trigger the thermal protection circuit.

### regulator protection

The TPS788xx PMOS-pass transistor has a built-in back diode that conducts reverse current when the input voltage drops below the output voltage (e.g., during power down). Current is conducted from the output to the input and is not internally limited. If extended reverse voltage operation is anticipated, external limiting might be appropriate.

The TPS788xx features internal current limiting and thermal protection. During normal operation, the TPS78833 limits output current to approximately  $350 \text{ mA}$ . When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds approximately  $165^\circ\text{C}$ , thermal-protection circuitry shuts it down. Once the device has cooled down to below approximately  $140^\circ\text{C}$ , regulator operation resumes.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS78825DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	PGZI	<a href="#">Samples</a>
TPS78825DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	PGZI	<a href="#">Samples</a>
TPS78833DBVR	ACTIVE	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	PGTI	<a href="#">Samples</a>
TPS78833DBVT	ACTIVE	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	PGTI	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS78825DBVR	SOT-23	DBV	5	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS78825DBVT	SOT-23	DBV	5	250	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3
TPS78833DBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TPS78833DBVT	SOT-23	DBV	5	250	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS78825DBVR	SOT-23	DBV	5	3000	182.0	182.0	20.0
TPS78825DBVT	SOT-23	DBV	5	250	182.0	182.0	20.0
TPS78833DBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TPS78833DBVT	SOT-23	DBV	5	250	210.0	185.0	35.0

## IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.

## Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

 [View TPS78825DBVTG4 on WIN SOURCE](#)

 [Texas Instruments](#) Information

## Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management