



**THE DATASHEET OF  
MP3430GQ-Z**





### ORDERING INFORMATION

Part Number*	Package	Top Marking
NB685GQ	QFN-16 (3mm x 3mm)	See Below


\* For Tape & Reel, add suffix -Z (e.g. NB685GQ-Z)

### TOP MARKING

\_\_\_\_\_  
**AKUY**  
**LLL**

AKU: Product code of NB685GQ  
 Y: Year code  
 LLL: Lot number

### PACKAGE REFERENCE



**ABSOLUTE MAXIMUM RATINGS <sup>(1)</sup>**

Supply voltage ( $V_{IN}$ ) .....	28 V
$V_{SW}(DC)$ .....	-1V to 26 V
$V_{SW}$ (25 ns) .....	-3.6 V to 28 V
$V_{BST}$ .....	$V_{SW} + 4.5$ V
$I_{EN1}, I_{EN2}$ .....	100 $\mu$ A
All other pins .....	-0.3 V to +4.5 V
Continuous power dissipation ( $T_A = +25^\circ C$ ) <sup>(2)</sup>	
QFN-16 (3mm x 3mm) .....	2.3 W
Junction temperature .....	150°C
Lead temperature .....	260°C
Storage temperature .....	-65°C to +150°C

**Recommended Operating Conditions <sup>(3)</sup>**

Supply voltage ( $V_{IN}$ ) .....	4.5 V to 24 V
Supply voltage ( $V_{CC}$ ) .....	3.15 V to 3.5 V
Output voltage ( $V_{DDQ}$ ).....	0.6 V to 3.3 V <sup>(5)</sup>
$I_{EN1}, I_{EN2}$ .....	50 $\mu$ A
Operating junction temp. ( $T_J$ )..	-40°C to +125°C

<b>Thermal Resistance <sup>(4)</sup></b>	<b><math>\theta_{JA}</math></b>	<b><math>\theta_{JC}</math></b>
QFN-16 (3mm x 3mm) .....	55 .....	13... °C/W

**NOTES:**

- 1) Exceeding these ratings may damage the device.
- 2) The maximum allowable power dissipation is a function of the maximum junction temperature  $T_J(MAX)$ , the junction-to-ambient thermal resistance  $\theta_{JA}$ , and the ambient temperature  $T_A$ . The maximum allowable continuous power dissipation at any ambient temperature is calculated by  $P_D(MAX) = (T_J(MAX) - T_A) / \theta_{JA}$ . Exceeding the maximum allowable power dissipation produces an excessive die temperature, causing the regulator to go into thermal shutdown. Internal thermal shutdown circuitry protects the device from permanent damage.
- 3) The device is not guaranteed to function outside of its operating conditions.
- 4) Measured on JESD51-7, 4-layer PCB.
- 5) For applications that need  $3.3\text{ V} < V_{out} < 5.5\text{ V}$ , special design requirements are needed. Please refer to the application information section.  $V_{DDQ}$  still requires voltage  $\leq 3.3\text{ V}$ .

## ELECTRICAL CHARACTERISTICS

$V_{IN} = 12\text{ V}$ ,  $3V3 = 3.3\text{ V}$ ,  $T_J = 25^\circ\text{C}$ ,  $R_{MODE} = 0$ , unless otherwise noted.

Parameters	Symbol	Condition	Min	Typ	Max	Units
<b>Supply current</b>						
3V3 supply current in normal mode	$I_{3V3}$	$V_{EN1} = V_{EN2} = 3\text{ V}$ , no load		185		$\mu\text{A}$
3V3 supply current in S3 mode	$I_{3V3\_S3}$	$V_{EN1} = 0\text{ V}$ , $V_{EN2} = 3\text{ V}$ , no load		135		$\mu\text{A}$
3V3 shutdown current	$I_{3V3\_SDN}$	$V_{EN1} = V_{EN2} = 0\text{ V}$ , no load			1	$\mu\text{A}$
<b>MOSFET</b>						
High-side switch on resistance	$HS_{RDS-ON}$	$T_J = 25^\circ\text{C}$		19.5		$\text{m}\Omega$
Low-side switch on resistance	$LS_{RDS-ON}$	$T_J = 25^\circ\text{C}$		6.6		$\text{m}\Omega$
Switch leakage	$SW_{LKG}$	$V_{EN} = 0\text{ V}$ , $V_{SW} = 0\text{ V}$		0	1	$\mu\text{A}$
<b>Current limit</b>						
Low-side valley current limit	$I_{LIMIT}$		12	13	14	A
<b>Switching frequency and minimum off time</b>						
Switching frequency	$F_S$	$R_{MODE} = 0$		700		$\text{kHz}$
		$R_{MODE} = 150\text{ k}$		500		$\text{kHz}$
Constant on timer	$T_{ON}$	$V_{in} = 6\text{ V}$ , $V_{OUT} = 3\text{ V}$ , $R_{MODE} = 150\text{ k}$	1100	1200	1300	ns
Minimum on time <sup>(6)</sup>	$T_{ON\_MIN}$			70		ns
Minimum off time <sup>(6)</sup>	$T_{OFF\_MIN}$			300		ns
<b>Ultrasonic mode</b>						
Ultrasonic mode operation period	$T_{USM}$	$V_{FB} = 0.62\text{ V}$		32		$\mu\text{s}$
<b>Protection</b>						
OVP threshold	$V_{OVP}$		125	130	135	$\%V_{REF}$
UVP-1 threshold	$V_{UVP-1}$		70%	75%	80%	$V_{REF}$
UVP-1 foldback timer <sup>(6)</sup>	$T_{UVP-1}$			30		$\mu\text{s}$
UVP-2 threshold	$V_{UVP-2}$		45%	50%	55%	$V_{REF}$
<b>Reference and soft start/soft stop</b>						
Reference voltage	$V_{REF}$		594	600	606	mV
Feedback current	$I_{FB}$	$V_{FB} = 0.62\text{ V}$		10	50	nA
Soft-start time	$T_{SStart}$	EN to PG up	1.8	2.2	2.6	ms
Soft-stop time	$T_{SStop}$			2		ms

**ELECTRICAL CHARACTERISTICS** *(continued)*
 $V_{IN} = 12\text{ V}$ ,  $3V3 = 3.3\text{ V}$ ,  $T_J = 25^\circ\text{C}$ ,  $R_{MODE} = 0$ , unless otherwise noted.

Parameters	Symbol	Condition	Min	Typ	Max	Units
<b>Enable and UVLO</b>						
En1 rising threshold	$V_{EN1\_TH}$		0.54	0.59	0.64	V
En1 hysteresis	$V_{EN1\_HYS}$			125		mV
En2 rising threshold	$V_{EN2\_TH}$		1.12	1.22	1.32	V
En2 hysteresis	$V_{EN2\_HYS}$			125		mV
Enable input current	$I_{EN1/2}$	$V_{EN1/2} = 2\text{ V}$			5	$\mu\text{A}$
		$V_{EN1/2} = 0\text{ V}$			1	
VCC under-voltage lockout threshold rising	$V_{CC\_Vth}$		2.9	3.0	3.1	V
VCC under-voltage lockout threshold hysteresis	$V_{CC\_HYS}$			220		mV
VIN under-voltage lockout threshold rising	$V_{IN\_VTH}$			4.2	4.4	V
VIN under-voltage lockout threshold hysteresis	$V_{IN\_HYS}$			360		mV

**ELECTRICAL CHARACTERISTICS (continued)**
 $V_{IN} = 12\text{ V}$ ,  $T_J = 25^\circ\text{C}$ , unless otherwise noted.

Parameters	Symbol	Condition	Min	Typ	Max	Units
<b>Power good</b>						
PG when FB rising (good)	PG_Rising(GOOD)	$V_{FB}$ rising, percentage of $V_{FB}$		95		%
PG when FB falling (fault)	PG_Falling(Fault)	$V_{FB}$ falling, percentage of $V_{FB}$		90		
PG when FB rising (fault)	PG_Rising(Fault)	$V_{FB}$ rising, percentage of $V_{FB}$		115		
PG when FB falling (good)	PG_Falling(GOOD)	$V_{FB}$ falling, percentage of $V_{FB}$		105		
PG low to high delay	PG <sub>Td</sub>			3		μs
EN low to PG low delay	PG <sub>Td_EN low</sub>				1	μs
Power good sink current capability	$V_{PG}$	Sink 4 mA			0.4	V
<b>VTTREF output</b>						
VTTREF output voltage	$V_{TTREF}$			$V_{DDQ}/2$		
Output voltage tolerance to VDDQ	$V_{TTREF}/V_{DDQ}$	$I_{VTTREF} < 0.1\text{ mA}$ , $1\text{ V} < V_{DDQ} < 1.5\text{ V}$	49.2%	50%	50.8%	
		$I_{VTTREF} < 10\text{ mA}$ , $1\text{ V} < V_{DDQ} < 1.5\text{ V}$	49%	50%	51%	
Current limit	$I_{LIMIT\_VTTREF}$		13	15		mA
<b>VTT LDO</b>						
VTT output voltage	$V_{TT}$			$V_{DDQ}/2$		
VTT tolerance to VTTREF	$V_{TT}-V_{TTREF}$	$-10\text{ mA} < I_{VTT} < 10\text{ mA}$ , $V_{DDQ} = [1\text{ V}-1.5\text{ V}]$	-15		15	mV
		$-0.6\text{ A} < I_{VTT} < 0.6\text{ A}$ , $V_{DDQ} = [1\text{ V}-1.5\text{ V}]$	-20		20	mV
		$-1\text{ A} < I_{VTT} < 1\text{ A}$ , $V_{DDQ} = [1\text{ V}-1.5\text{ V}]$	-25		25	mV
Source current limit	$I_{LIMIT\_SOURCE}$		1.2	1.5		A
Sink current limit	$I_{LIMIT\_SINK}$		1.2	1.5		A
<b>OTW#</b>						
Over-temperature warning <sup>(6)</sup>	$T_{OTW\#}$			130		°C
OTW# hysteresis <sup>(6)</sup>	$T_{OTW\#\_HYS}$			25		°C
OTW# sink current capability	$V_{OTW\#}$	Sink 4 mA			0.4	V
OTW# leakage current	$I_{OTW\#}$	$V_{OTW\#} = 3.3\text{ V}$			1	μA
OTW# assertion time <sup>(6)</sup>	$T_{OTW\#}$			32		ms
<b>Thermal protection</b>						
Thermal shutdown <sup>(6)</sup>	$T_{SD}$			145		°C
Thermal shutdown hysteresis	$T_{SD\_HYS}$			25		°C

**NOTE:**


6) Guaranteed by design.

## PIN FUNCTIONS

PIN #	Name	Description
1	VIN	<b>Supply voltage.</b> VIN supplies the power for the internal MOSFET and regulator. The NB685 operates from a +4.5 V to +24 V input rail. An input capacitor is needed to decouple the input rail. Use wide PCB traces and multiple vias to make the connection.
2	PGND	<b>Power ground.</b> Use wide PCB traces and multiple vias to make the connection.
3	3V3	<b>External 3V3 VCC input for control and driver.</b> Place a 1 $\mu$ F decoupling capacitor close to 3V3 and AGND. It is recommended to form an RC filter.
4	AGND	<b>Analog ground.</b> The internal reference is referred to AGND. Connect the GND of the FB resistor divider to AGND for better load regulation.
5	VTT	<b>VTT LDO output.</b> Decouple with a minimum 22 $\mu$ F ceramic capacitor as close to VTT as possible. X7R or X5R dielectric ceramic capacitors are recommended for their stable temperature characteristics.
6	VDDQ	<b>Input of VTTLDO and used for Vout sense.</b> Connect VDDQ to the output capacitor of the regulator directly with a thick (>100 mil) trace. Do NOT float VDDQ.
7	VTTREF	<b>Buffered VTT reference output.</b> Decouple with a minimum 0.22 $\mu$ F ceramic capacitor as close to VTTREF as possible. X7R or X5R grade dielectric ceramic capacitors are recommended for their stable temperature characteristics.
8	VTTs	<b>VTT output sense.</b> Connect VTTs to the output capacitor of the VTT regulator directly.
9	SW	<b>Switch output.</b> Connect SW to the inductor and bootstrap capacitor. SW is connected to VIN when the HS-FET is on, and it is connected to PGND when the LS-FET is on. Use wide and short PCB traces to make the connection. SW is noisy, so keep sensitive traces away from SW.
10	BST	<b>Bootstrap.</b> A capacitor connected between SW and BST is required to form a floating supply across the high-side switch driver.
11	OTW#	<b>Over-temperature status.</b> OTW# indicates that the part is close to the OTP. It is pulled low once the junction temperature is higher than the over-temperature warning point. OTW# can be left open if not used.
12	PG	<b>Power good output.</b> PG is an open-drain signal. It is high if the output voltage is within a proper range.
13	FB	<b>Feedback.</b> An external resistor divider from the output to GND (tapped to the FB) sets the output voltage. Place the resistor divider as close to FB as possible. Avoid vias on the FB traces.
14	MODE	<b>MODE to select the switching frequency and ultrasonic mode.</b> A 1 percent pull-down resistor is needed.
15/16	EN2/EN1	<b>Enable.</b> EN1 and EN2 are digital inputs, which are used to enable or disable the internal regulators. Once EN1 = EN2 = 1, the VDDQ regulator, VTT LDO, and VTTREF output are turned on; when EN1 = 0 and EN2 = 1, all the regulators are on except the VTT LDO; all the regulators are turned off when EN2 = 0 or EN1 = EN2 = 0. Do NOT float EN1 at any time. If the VTT LDO function is not used, tie EN1 to GND.


## TYPICAL PERFORMANCE CHARACTERISTICS

$V_{IN} = 20\text{ V}$ ,  $V_{DDQ} = 1.35\text{ V}$ ,  $L = 0.68\text{ }\mu\text{H}/3.1\text{ m}\Omega$ ,  $F_{SW} = 700\text{ kHz}$ , unless otherwise noted.




## TYPICAL PERFORMANCE CHARACTERISTICS

$V_{IN} = 20\text{ V}$ ,  $V_{DDQ} = 1.35\text{ V}$ ,  $L = 0.68\text{ }\mu\text{H}/3.1\text{ m}\Omega$ ,  $F_{SW} = 700\text{ kHz}$ , unless otherwise noted.




## TYPICAL PERFORMANCE CHARACTERISTICS

$V_{IN} = 20\text{ V}$ ,  $V_{DDQ} = 1.35\text{ V}$ ,  $L = 0.68\text{ }\mu\text{H}/3.1\text{ m}\Omega$ ,  $F_{SW} = 700\text{ kHz}$ , unless otherwise noted.



**FUNCTIONAL BLOCK DIAGRAM**



**Figure 1—Functional block diagram**

## OPERATION

### PWM Operation

The NB685 is a fully integrated, synchronous, rectified, step-down, switch-mode converter with +/-1 A LDO current. Constant-on-time (COT) control provides fast transient response and eases loop stabilization. At the beginning of each cycle, the high-side MOSFET (HS-FET) is turned on when the feedback voltage ( $V_{FB}$ ) is below the reference voltage ( $V_{REF}$ ), which indicates insufficient output voltage. The on period is determined by both the output voltage and the input voltage to make the switching frequency fairly constant over the input voltage range.

After the on period elapses, the HS-FET is turned off or enters an off state. It is turned on again when  $V_{FB}$  drops below  $V_{REF}$ . By repeating operation this way, the converter regulates the output voltage. The integrated low-side MOSFET (LS-FET) is turned on when the HS-FET is in its off state to minimize the conduction loss. A dead short between the input and GND occurs if both the HS-FET and the LS-FET are turned on at the same time (shoot-through). In order to avoid shoot-through, a dead time (DT) is generated internally between the HS-FET off and the LS-FET on period or the LS-FET off and the HS-FET on period.

Internal compensation is applied for COT control for stable operation even when ceramic capacitors are used as output capacitors. This internal compensation improves the jitter performance without affecting the line or load regulation.

### CCM Operation




Figure 2—CCM Operation

Continuous conduction mode (CCM) occurs if the output current is high, and the inductor current is always above zero amps (see Figure 2).

When  $V_{FB}$  is below  $V_{REF}$ , the HS-FET is turned on for a fixed interval, which is determined by the one-shot on timer. See Equation (1). When the HS-FET is turned off, the LS-FET is turned on until the next period.

In CCM operation, the switching frequency is fairly constant (PWM mode).

### DCM Operation

When the load decreases, the inductor current will decrease as well. Once the inductor current reaches zero, the part transitions from CCM to discontinuous conduction mode (DCM).

DCM operation is shown in Figure 3. When  $V_{FB}$  is below  $V_{REF}$ , the HS-FET turns on for a fixed interval, which is determined by the one-shot on timer. See Equation (1). When the HS-FET is turned off, the LS-FET is turned on until the inductor current reaches zero. In DCM operation, the  $V_{FB}$  does not reach  $V_{REF}$  when the inductor current is approaching zero. The LS-FET driver turns into tri-state (high Z) when the inductor current reaches zero. A current modulator takes over the control of the LS-FET and limits the inductor current to less than -1 mA. Hence, the output capacitors discharge slowly to GND through the LS-FET. As a result, the efficiency during the light-load condition is improved greatly. The HS-FET is not turned on as frequently during a light-load condition as it is during a heavy-load condition (skip mode).

At a light-load or no-load condition, the output drops very slowly, and the NB685 reduces the switching frequency naturally, achieving high efficiency at light load.




Figure 3—DCM Operation


As the output current increases from the light-load condition, the time period within which the current modulator regulates becomes shorter. The HS-FET is turned on more frequently; the switching frequency increases accordingly. The output current reaches the critical level when the current modulator time is zero. The critical level of the output current is determined with Equation (1):

$$I_{OUT\_Critical} = \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{2 \times L \times F_S \times V_{IN}} \quad (1)$$


The part enters PWM mode once the output current exceeds the critical level. After that, the switching frequency stays fairly constant over the output current range.

**Jitter and FB Ramp**

Jitter occurs in both PWM and skip mode when noise in the  $V_{FB}$  ripple propagates a delay to the HS-FET driver (see Figure 4 and Figure 5). Jitter can affect system stability with noise immunity proportional to the steepness of  $V_{FB}$ 's downward slope, so the jitter in DCM is usually larger than in CCM. However,  $V_{FB}$  ripple does not directly affect noise immunity.



**Figure 4—Jitter in PWM mode**



**Figure 5—Jitter in skip mode**


**Operation—No External Ramp Compensation**

The traditional constant-on-time control scheme is intrinsically unstable if the output capacitor's ESR is not large enough to act as an effective current-sense resistor.

Usually, ceramic capacitors cannot be used directly as output capacitors.

The NB685 has built-in internal ramp compensation to ensure the system is stable even without the help of an output capacitor's ESR. Thus the pure ceramic capacitor solution applies. The pure ceramic capacitor solution reduces significantly the output ripple, the total BOM cost, and the board area.

Figure 6 shows a typical output circuit in PWM mode without an external ramp circuit. Refer to the application information section for design steps without external compensation.



**Figure 6—Simplified output circuit**

When using a large capacitor (e.g., OSCON) on the output, add a ceramic capacitor with a value >10  $\mu$ F in parallel to minimize the effect of ESL.

**Operating with External Ramp Compensation**

Usually, the NB685 supports ceramic output capacitors without external ramp. However, in some cases, the internal ramp may not be enough to stabilize the system, or the jitter is too big, which will require external ramp compensation. Refer to the application information section for design steps with external ramp compensation.

**VTT and VTTREF**

NB685 integrates high performance, low drop-out linear regulators (VTT and VTTREF) to provide complete DDR3/DDR3L power solutions. The VTTREF has a 10 mA sink/source current capability and always tracks 1/2 of VDDQ with +/-1 percent accuracy using an on-chip divider. A minimum 0.22  $\mu$ F ceramic capacitor must be connected close to the VTTREF terminal for stable operation.

VTT responds quickly to track VTTREF with +/-30 mV in all conditions. The current capability of the VTT regulator is up to 1 A for

both sink and source modes. A minimum 22  $\mu\text{F}$  ceramic capacitor must be connected close to the VTT terminal. The VTTs should be connected to the positive node of the remote VTT output capacitor as a separate trace from the high-current line to VTT.

**Configuring the EN Control**

The NB685 has two enable pins to control the on/off states of the internal regulators. VDDQ, VTTREF, and VTT are turned on at S0 (EN1 = EN2 = high). In S3 (EN1 = low, EN2 = high), VDDQ and VTTREF voltages remain on while VTT is turned off and left at a high-impedance state (high Z). The VTT output floats and does not sink/source current in this state. In S4/S5 (EN1 = EN2 = low), all of the regulators remain off and discharge to GND through a soft shutdown. See EN1/EN2 logic details in Table 1.

**Table 1—EN1/EN2 control**

State	EN1	EN2	VDDQ	VTTREF	VTT
S0	High	High	ON	ON	ON
S3	Low	High	ON	ON	OFF(High-Z)
S4/S5	Low	Low	OFF	OFF	OFF
Others	High	Low	OFF	OFF	OFF

**Ultrasonic Mode (USM)**

Ultrasonic mode (USM) keeps the switching frequency above an audible frequency area during light-load or no-load conditions. Once the part detects that both the HS-FET and the LS-FET are off (for about 32  $\mu\text{s}$ ), it forces PWM to initiate  $T_{on}$ , so the switching frequency is out of audio range. To avoid  $V_{out}$  becoming too high, NB685 will then shrink  $T_{on}$  to control the  $V_{out}$ . If the part’s FB is still too high after shrinking  $T_{on}$  to its minimum value, the output discharge function is activated and keeps the  $V_{out}$  within a reasonable range. USM is selected by MODE.

**MODE Select**

NB685 implements MODE for multiple applications for USM and switching frequency selection. USM and the switching frequency can be selected by a different resistor on the 3V3 logic mode pin. There are four modes that can be selected for normal application with external resistors (see Table 2); it is recommended to use a 1 percent accuracy resistor.

**Table 2—Mode selection**

State	USM	Fs	Resistor to GND
M1	No	700 KHz	0
M2	Yes	700 KHz	90 K
M3	No	500 KHz	150 K
M4	Yes	500 KHz	> 230 K or float


**VDDQ Power Good (PG)**

The NB685 has power good (PG) output, which indicates whether the output voltage of the VDDQ regulator is ready. PG is the open drain of a MOSFET. PG should be connected to  $V_{CC}$  or another voltage source through a resistor (e.g. 100 k). After the input voltage is applied, the MOSFET is turned on so that PG is pulled to GND before SS is ready. After the FB voltage reaches 95 percent of the REF voltage, PG is pulled high (after a delay time within 10  $\mu\text{s}$ ). When the FB voltage drops to 90 percent of the REF voltage, PG is pulled low.

**Soft Start (SS)**

The NB685 employs a soft-start (SS) mechanism to ensure smooth output during power-up. When EN becomes high, the internal reference voltage ramps up gradually; this causes the output voltage to ramp up smoothly as well. Once the reference voltage reaches the target value, the soft start finishes, and the part enters steady-state operation.

The start-up sequence is shown in Figure 7.




**Figure 7—Start-up power sequence**

If the output is pre-biased to a certain voltage during start-up, the IC disables the switching of both the high-side and low-side switches until the voltage on the internal reference exceeds the sensed output voltage at the FB node.

**Soft Shutdown**


The NB685 employs a soft-shutdown mechanism for DDR to ensure VTTREF and VTT follow exactly half of the VDDQ. When EN2 is low, the internal reference ramps down gradually, so the output voltage falls linearly. Figure 8 shows the soft-shutdown sequence.



**Figure 8—Soft-shutdown sequence**

**VDDQ Over-Current Limit (OCL)**

NB685 has cycle-by-cycle over-current limiting control. The current-limit circuit employs a "valley" current-sensing algorithm. The part uses the Rds(on) of the LS-FET as a current-sensing element. If the magnitude of the current-sense signal is above the current-limit threshold, the PWM is not allowed to initiate a new cycle even if FB is lower than REF. Figure 9 shows the detailed operation of the valley current limit



**Figure 9 —Valley current-limit control**

Since the comparison is done during the LS-FET on state, the OC trip level sets the valley level of the inductor current. The maximum load current at the over-current threshold (I<sub>OC</sub>) is calculated with Equation (2):

$$I_{OC} = I_{limit} + \frac{\Delta I_{inductor}}{2} \quad (2)$$

The OCL limits the inductor current and does not latch off. In an over-current condition, the current to the load exceeds the current to the output capacitor; thus the output voltage tends to fall off. Eventually, it ends up with crossing the under-voltage protection (UVP) threshold and latches off. Fault latching can be re-set by EN going low or the power cycling of VIN.

**VTT/VTTREF Over-Current Protection (OCP)**

The VTT LDO has an internally non-latch fixed current limit of 1.5 A for both sink and source operation. Once the current limit is reached, it adjusts the gate of the sink/source MOSFET to limit the current. Also, VTTREF has an internal non-latch 15 mA current limit.

**VDDQ Over/Under-Voltage Protection**

NB685 monitors a resistor divided feedback voltage to detect over and under voltage. When the feedback voltage becomes higher than 130 percent of the target voltage, the OVP comparator output goes high, and the circuit latches as the HS-FET turns off and the LS-FET turns on, acting as an -2 A current source.

To protect the part from damage, there is an absolute 3.6 V OVP on Vout. Once Vout reaches this value, it latches off as well. The LS-FET behaves the same as at 130 percent OVP.

When the feedback voltage drops below 75 percent of the Vref but remains higher than 50 percent of the Vref, the UVP-1 comparator output goes high, and the part latches if the FB voltage stays in this range for about 30 μs (latching the HS-FET off and the LS-FET on). The LS-FET remains on until the inductor current hits zero. During this period, the valley current limit helps control the inductor current.


When the feedback voltage drops below 50 percent of the Vref, the UVP-2 comparator output goes high, and the part latches off directly after the comparator and logic delay (latching the HS-FET off and the LS-FET on). The LS-FET

remains on until the inductor current hits zero. Fault latching can be re-set by EN going low or the power cycling of VIN.

**UVLO Protection**

The NB685 has two under-voltage lockout protections: a 3 V VCC UVLO and a 4.2 V Vin UVLO. The part starts up only when both the VCC and Vin exceed their own UVLO. The part shuts down when either the VCC voltage is lower than the UVLO falling threshold voltage (2.8 V, typically), or the VIN is lower than the 3.9 V Vin falling threshold. Both UVLO protections are non-latch off.

If an application requires a higher UVLO, use EN2 to adjust the input voltage UVLO by using two external resistors (see Figure 10).



**Figure 10—Adjustable UVLO**

**Over-Temperature Warning (OTW)**

An over-temperature warning (OTW) status pin is added on the NB685 acting as a pre-over temperature indicator. When the IC detects the part is close to its OT threshold, OTW pulls low and remains low for at least 10 ms. OTW pulls high again when the device temperature has cooled below the temperature hysteresis. The OTW does not trigger any protection.

**Thermal Shutdown**

Thermal shutdown is employed in the NB685. The junction temperature of the IC is monitored internally. If the junction temperature exceeds the upper threshold value (145°C, typically), the converter shuts off. This is a non-latch protection. There is about 25°C hysteresis. Once the junction temperature drops to about 120°C, it initiates a SS.


**Output Discharge**

NB685 discharges all the outputs including VDDQ, VTTREF, and VTT when the controller is turned off by the protection functions UVP, OCP, OVP, UVLO, and thermal shutdown. The discharge resistor on VDDQ is typically 3 Ω. Note that the output discharge is not active during the soft shutdown.

## APPLICATION INFORMATION

### Setting the Output Voltage—No External Ramp

NB685 does not need ramp compensation for applications when POSCAP or ceramic capacitors are set as output capacitors (when  $V_{in}$  is over 6 V), so the external compensation is not needed. The output voltage is then set by the feedback resistors R1 and R2 (see Figure 11).




**Figure 11—Simplified circuit without external ramp**

First, choose a value for R2. R2 should be chosen reasonably, a small value for R2 leads to considerable quiescent current loss while too large a value for R2 makes the FB noise sensitive. It is recommended to choose a value within 5 kΩ-50 kΩ for R2. Use a comparatively larger value for R2 when  $V_o$  is low and a smaller value for R2 when  $V_o$  is high. Considering the output ripple, R1 is determined with Equation (3):

$$R_1 = \frac{V_{OUT} - V_{REF}}{V_{REF}} \cdot R_2 \quad (3)$$

C4 acts as a feed-forward capacitor to improve the transient and can be set in the range of 0 pF-1000 pF. A larger value for C4 leads to better transient, but it is more noise sensitive. Reserve room for a noise filter resistor (R9) as shown in Figure 12. The value is calculated with Equation (5).

### Setting the Output Voltage—with external compensation



**Figure 12—Simplified circuit with external ramp**

If the system is not stable enough or there is too much jitter when a ceramic capacitor is used on the output (i.e., with a ceramic  $C_{out}$  and  $V_{in}$  is 5 V or lower), an external voltage ramp should be added to FB through resistor R4 and capacitor C4. Since there is already an internal ramp added in the system, a 1 M (R4), 220 pF (C4) ramp should suffice.

Besides the R1 & R2 divider, the output voltage is influenced by R4 (see Figure 12). R2 should be chosen reasonably, a small value for R2 leads to considerable quiescent current loss while too large a value for R2 makes the FB noise sensitive. It is recommended to choose a value within 5 kΩ-50 kΩ for R2. Use a comparatively larger value for R2 when  $V_o$  is low and a smaller value for R2 when  $V_o$  is high. The value of R1 then is determined using Equation (4):

$$R_1 = \frac{1}{\frac{V_{REF}}{V_{OUT} - V_{REF}} - \frac{R_2}{R_4}} \cdot R_2 \quad (4)$$

Usually, R9 is set following Equation (5) to get a pole for better noise immunity:

$$R_9 = \frac{1}{2\pi \times C_4 \times 2F_{SW}} \quad (5)$$

It is suggested (but not necessary) to set R9 in the range of 100 Ω to 1 kΩ to reduce its influence on the ramp.

### Input Capacitor

The input current to the step-down converter is discontinuous, and therefore requires a capacitor to supply the AC current to the step-down converter while maintaining the DC input voltage. Ceramic capacitors are recommended for best performance and should be placed as close to the  $V_{IN}$  pin as possible. Capacitors with X5R and X7R ceramic dielectrics are recommended because they are fairly stable with temperature fluctuations.

The capacitors must have a ripple current rating greater than the maximum input ripple current of the converter. The input ripple current can be estimated using Equation (6) and Equation (7):

$$I_{CIN} = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right)} \quad (6)$$

The worst-case condition occurs at  $V_{IN} = 2V_{OUT}$ , where:

$$I_{CIN} = \frac{I_{OUT}}{2} \quad (7)$$

For simplification, choose an input capacitor with an RMS current rating greater than half of the maximum load current.

The input capacitor value determines the input voltage ripple of the converter. If there is an input voltage ripple requirement in the system, choose an input capacitor that meets the specification.

The input voltage ripple can be estimated using Equation (8) and Equation (9):

$$\Delta V_{IN} = \frac{I_{OUT}}{F_{SW} \times C_{IN}} \times \frac{V_{OUT}}{V_{IN}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \quad (8)$$

The worst-case conditions occur at  $V_{IN} = 2V_{OUT}$ , where:

$$\Delta V_{IN} = \frac{1}{4} \times \frac{I_{OUT}}{F_{SW} \times C_{IN}} \quad (9)$$

### Output Capacitor

An output capacitor is required to maintain the DC output voltage. Ceramic or POSCAP capacitors are recommended. The output voltage ripple can be estimated using Equation (10):

$$\Delta V_{OUT} = \frac{V_{OUT}}{F_{SW} \times L} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \times \left(R_{ESR} + \frac{1}{8 \times F_{SW} \times C_{OUT}}\right) \quad (10)$$

When using ceramic capacitors, the impedance at the switching frequency is dominated by the capacitance. The output voltage ripple is caused mainly by the capacitance. For simplification, the output voltage ripple can be estimated using Equation (11)

$$\Delta V_{OUT} = \frac{V_{OUT}}{8 \times F_{SW}^2 \times L \times C_{OUT}} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \quad (11)$$

The output voltage ripple caused by ESR is very small. Therefore, an external ramp is needed to stabilize the system. The external ramp can be generated through resistor R4 and capacitor C4.

When using POSCAP capacitors, the ESR dominates the impedance at the switching frequency. The ramp voltage generated from the ESR dominates the output ripple. The output ripple can be approximated with Equation (12):

$$\Delta V_{OUT} = \frac{V_{OUT}}{F_{SW} \times L} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \times R_{ESR} \quad (12)$$

The maximum output capacitor limitation should be considered in design application. NB685 has an estimated 1.6 ms soft-start time period. If the output capacitor value is too high, the output voltage cannot reach the design value during the soft-start time, causing it to fail to regulate. The maximum output capacitor value ( $C_{O\_MAX}$ ) can be limited approximately with Equation (13):

$$C_{O\_MAX} = (I_{LIM\_AVG} - I_{OUT}) \times T_{SS} / V_{OUT} \quad (13)$$

Where  $I_{LIM\_AVG}$  is the average start-up current during the soft-start period (it can be equivalent to the current limit), and  $T_{SS}$  is the soft-start time.

### Inductor

The inductor is necessary to supply constant current to the output load while being driven by the switched input voltage. A larger value inductor results in less ripple current, resulting in lower output voltage ripple. However, a larger value inductor has a larger physical footprint, a higher series resistance, and/or a lower saturation current. A good rule for determining the inductance value is to design the peak-to-peak ripple current in the inductor to be in the range of 30 percent to 50 percent of the maximum output current with the peak inductor current below the maximum switch current limit. The inductance value can be calculated with Equation (14):

$$L = \frac{V_{OUT}}{F_{SW} \times \Delta I_L} \times \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \quad (14)$$

Where  $\Delta I_L$  is the peak-to-peak inductor ripple current.

The inductor should not saturate under the maximum inductor peak current (including short current), so it is suggested to choose  $I_{SAT} > 13$  A.

## RECOMMENDED PCB LAYOUT

### PCB Layout Guidelines

Efficient PCB layout is critical for optimal performance of the IC. For best results, refer to Figure 13 and follow the guidelines below. For more information, refer to **AN087**.

1. Keep the VDDQ trace width >100 mil to avoid a voltage drop on the input of the VTTLDO.
2. Place the high-current paths (GND, IN, and SW) very close to the device with short, direct, and wide traces. **A thick PGND trace under the IC is the number one priority.**
3. Place the input capacitors as close to IN and GND as possible on the same layer as the IC.
4. Place the decoupling capacitor as close to VCC and GND as possible. Keep the switching node (SW) short and away from the feedback network.
5. Place the external feedback resistors next to FB. Make sure that there is no via on the FB trace.
6. Keep the BST voltage path (BST, C3, and SW) as short as possible.
7. Keep the IN and GND pads connected with a large copper plane to achieve better thermal performance. Add several vias with a 10 mil drill/18 mil copper width close to the IN and GND pads to help thermal dissipation.
8. A 4-layer layout is strongly recommended to achieve better thermal performance.




Figure 13—Recommended PCB layout

**Recommend Design Example**

For applications that need current over 10 A, it is recommended to apply a 500 KHz fsw part for better thermal performance and efficiency (see Table 3.1). Otherwise, a 700 kHz fsw operation will make the system more compact with faster transient.

There is a resistor from the external 3.3 V power supply to 3V3 acting as a ripple noise filter of the 3.3 V power supply. It is recommended to have a resistor value from 0 Ω-5.1Ω depending on the noise level. A 0402 size resistor will suffice if the 3.3 V voltage rises up with SS > 100 μs. Otherwise, a larger sized resistor (e.g., 0603/0805) is needed.

For applications when Vin is 5 V or lower, it is recommended to apply the SCH shown in Figure 15 with a proper external ramp.

NB685 also supports non-DDR application with very compact external components (see Figure 16).

Design examples are provided in Table 3.1 and Table 3.2 when ceramic capacitors are applied.

**Table 3.1—Design example for 500 kHz Fsw**

V <sub>OUT</sub> (V)	C <sub>out</sub> (F)	L (μH)	R <sub>Mode</sub> (Ω)	C4 (pF)	R1 (kΩ)	R2 (kΩ)
1.0	22 μ x 4	1.0	150 K	220	13.3	20
1.2	22 μ x 4	1.0	150 K	220	20	20
1.35	22 μ x 4	1.0	150 K	220	28	22.1
1.5	22 μ x 4	1.2	150 K	220	30.1	20
1.8	22 μ x 4	1.5	150 K	220	40.2	20

**Table 3.2—Design example for 700 KHz Fsw**

V <sub>OUT</sub> (V)	C <sub>out</sub> (F)	L (μH)	R <sub>Mode</sub> (Ω)	C4 (pF)	R1 (kΩ)	R2 (kΩ)
1	22 μ x 3	0.68	0	220	13.3	20
1.2	22 μ x 3	0.68	0	220	20	20
1.35	22 μ x 3	0.68	0	220	28	22.1
1.5	22 μ x 3	0.68	0	220	30.1	20
1.8	22 μ x 3	0.68	0	220	40.2	20

**Other Design Examples with higher Vout**

NB685 supports designs that need Vout in the range of 3.3 V to 5.5 V. Figure 17 shows a SCH with a 5 V Vout with proper external settings. Please pay attention to the red components, and please note that USM is not allowed for this application.

**TYPICAL APPLICATION**  
**DDR Application for  $V_{IN} > 6 V$**




Figure 14 — Typical DDR application circuit,  $V_{IN} = 6 V-24 V$ ,  $V_{OUT} = 1.35 V$ ,  $I_{OUT} = 10 A$ , with  $V_{TT}$   $F_s = 700 kHz$

**DDR Application Cover 5 V  $V_{IN}$**






Figure 15— Typical DDR application circuit,  $V_{IN} = 4.5 V-24 V$ ,  $V_{OUT} = 1.35 V$ ,  $I_{OUT} = 10 A$ , with  $V_{TT}$   $F_s = 700 kHz$

**Non-DDR Application**



**Figure 16 — Normal single buck application circuit,  $V_{IN} = 4.5\text{ V-}24\text{ V}$ ,  $V_{OUT} = 1\text{ V}$ ,  $I_{OUT} = 10\text{ A}$ , without VTT  $F_s = 700\text{ kHz}$ .**

**SPECIAL APPLICATION—WITH  $3.3\text{ V} < V_{OUT} < 5.5\text{ V}$**



NOTE1: Ultrasonic mode is not effective if applied in this SCH.


NOTE 2: The maximum load is 10 A in this application.  $F_s$  is set with a 500 kHz mode, but actually is 700 kHz.

NOTE 3: It is recommended to avoid VDDQ voltage over 3.3 V by using the external resistor setting.


**Figure 17 — Special application circuit,  $V_{IN} = 7\text{ V-}24\text{ V}$ ,  $V_{OUT} = 5\text{ V}$ ,  $I_{OUT} = 10\text{ A}$ ,  $F_s = 700\text{ kHz}$ .**

**PACKAGE INFORMATION**


**QFN-16 (3mm x 3mm)**




**TOP VIEW**



**BOTTOM VIEW**



**SIDE VIEW**



**RECOMMENDED LAND PATTERN**

**NOTE:**

- 1) ALL DIMENSIONS ARE IN MILLIMETERS.
- 2) EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH.
- 3) LEAD COPLANARITY SHALL BE 0.10 MILLIMETERS MAX.
- 4) JEDEC REFERENCE IS MO-220.
- 5) DRAWING IS NOT TO SCALE.

**NOTICE:** The information in this document is subject to change without notice. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.

## Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

- ⊖ [View MP3430GQ-Z on WIN SOURCE](#)
- ⊖ [Monolithic Power Systems Inc. Information](#)

## Optimize Your Supply Chain with WIN SOURCE Solutions

- ✓ Global Sourcing Solution
- ✓ Obsolete Management
- ✓ Cost Control Management
- ✓ Shortage Management
- ✓ Alternative Solution
- ✓ Excess Inventory Management