



**THE DATASHEET OF  
LT1054IDWR**



## LT1054 Switched-Capacitor Voltage Converters With Regulators

### 1 Features

- Output Current, 100 mA
- Low Loss, 1.1 V at 100 mA
- Operating Range, 3.5 V to 15 V
- Reference and Error Amplifier for Regulation
- External Shutdown
- External Oscillator Synchronization
- Devices Can Be Paralleled
- Pin-to-Pin Compatible With the LTC1044/7660

### 2 Applications

- Industrial Communications (RS232)
- Data Acquisition Supply
- Voltage Inverters
- Voltage Regulators
- Negative Voltage Doublers
- Positive Voltage Doublers

### 3 Description

The LT1054 device is a bipolar, switched-capacitor voltage converter with regulator. It provides higher output current and significantly lower voltage losses than previously available converters. An adaptive-switch drive scheme optimizes efficiency over a wide range of output currents.

Total voltage drop at 100-mA output current typically is 1.1 V. This applies to the full supply-voltage range of 3.5 V to 15 V. Quiescent current typically is 2.5 mA.

The LT1054 also provides regulation, a feature previously not available in switched-capacitor voltage converters. By adding an external resistive divider, a regulated output can be obtained. This output is regulated against changes in both input voltage and output current. The LT1054 can also shut down by grounding the feedback terminal. Supply current in shutdown typically is 100  $\mu$ A.


The internal oscillator of the LT1054 runs at a nominal frequency of 25 kHz. The oscillator terminal can be used to adjust the switching frequency or to externally synchronize the LT1054.

The LT1054C is characterized for operation over a free-air temperature range of 0°C to 70°C. The LT1054I is characterized for operation over a free-air temperature range of -40°C to 85°C.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
LT1054	PDIP (8)	9.50 mm x 6.35 mm
	SOIC (16)	10.30 mm x 10.30 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.



## Table of Contents

<b>1 Features</b> .....	<b>1</b>	7.4 Device Functional Modes.....	<b>11</b>
<b>2 Applications</b> .....	<b>1</b>	<b>8 Application and Implementation</b> .....	<b>13</b>
<b>3 Description</b> .....	<b>1</b>	8.1 Application Information .....	<b>13</b>
<b>4 Revision History</b> .....	<b>2</b>	8.2 Typical Application .....	<b>13</b>
<b>5 Pin Configuration and Functions</b> .....	<b>3</b>	8.3 System Examples .....	<b>16</b>
<b>6 Specifications</b> .....	<b>4</b>	<b>9 Power Supply Recommendations</b> .....	<b>23</b>
6.1 Absolute Maximum Ratings .....	<b>4</b>	<b>10 Layout</b> .....	<b>24</b>
6.2 ESD Ratings .....	<b>4</b>	10.1 Layout Guidelines .....	<b>24</b>
6.3 Recommended Operating Conditions.....	<b>4</b>	10.2 Layout Example .....	<b>24</b>
6.4 Thermal Information .....	<b>4</b>	<b>11 Device and Documentation Support</b> .....	<b>25</b>
6.5 Electrical Characteristics.....	<b>5</b>	11.1 Community Resources.....	<b>25</b>
6.6 Typical Characteristics.....	<b>6</b>	11.2 Trademarks .....	<b>25</b>
<b>7 Detailed Description</b> .....	<b>9</b>	11.3 Electrostatic Discharge Caution.....	<b>25</b>
7.1 Overview .....	<b>9</b>	11.4 Glossary .....	<b>25</b>
7.2 Functional Block Diagram .....	<b>9</b>	<b>12 Mechanical, Packaging, and Orderable Information</b> .....	<b>25</b>
7.3 Feature Description.....	<b>9</b>		

## 4 Revision History



NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

### Changes from Revision F (November 2004) to Revision G

Page

- Added *ESD Ratings* table, *Feature Description* section, *Device Functional Modes*, *Application and Implementation* section, *Power Supply Recommendations* section, *Layout* section, *Device and Documentation Support* section, and *Mechanical, Packaging, and Orderable Information* section. .... **1**

## 5 Pin Configuration and Functions



NC – No internal connection

### Pin Functions

NAME	PIN		I/O	DESCRIPTION
	PDIP	SOIC		
FB/SD	1	3	Input	Shutdown for low I <sub>q</sub> operation or error amp input for regulation
CAP+	2	4	Input	Positive side of C <sub>IN</sub>
GND	3	5	—	Ground
CAP-	4	6	Input	Negative side of C <sub>IN</sub>
V <sub>OUT</sub>	5	11	Output	Regulated output voltage
V <sub>REF</sub>	6	12	Output	Internal Reference Voltage
OSC	7	13	Input	Oscillator control pin
V <sub>CC</sub>	8	14	—	Supply pin
NC	—	1, 2, 7, 8, 9, 10, 15, 16	—	No connect (no internal connection)

## 6 Specifications

### 6.1 Absolute Maximum Ratings

 over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage <sup>(2)</sup>			16	V
V <sub>I</sub>	Input voltage	FB/SD	0	V <sub>CC</sub>	V
		OSC	0	V <sub>ref</sub>	V
T <sub>J</sub>	Junction temperature <sup>(3)</sup>	LT1054C		125	°C
		LT1054I		135	°C
T <sub>stg</sub>	Storage temperature		–55	150	°C

- Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- The absolute maximum supply-voltage rating of 16 V is for unregulated circuits. For regulation-mode circuits with V<sub>OUT</sub> ≤ 15 V, this rating may be increased to 20 V.
- The devices are functional up to the absolute maximum junction temperature.

### 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±500	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±3500	

- JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		3.5	15	V
T <sub>A</sub>	Operating free-air temperature range	LT1054C	0	70	°C
		LT1054I	–40	85	

### 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		LT1054		UNIT
		P (PDIP)	DW (SOIC)	
		8 PINS	16 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	85	57	°C/W

- For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

## 6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		T <sub>A</sub> <sup>(1)</sup>	LT1054C, LT1054I			UNIT
				MIN	TYP <sup>(2)</sup>	MAX	
V <sub>O</sub> Regulated output voltage	V <sub>CC</sub> = 7 V, T <sub>J</sub> = 25°C, R <sub>L</sub> = 500 Ω <sup>(3)</sup>		25°C	-4.7	-5	-5.2	V
Input regulation	V <sub>CC</sub> = 7 V to 12 V, R <sub>L</sub> = 500 Ω <sup>(3)</sup>		Full range		5	25	mV
Output regulation	V <sub>CC</sub> = 7 V, R <sub>L</sub> = 100 Ω to 500 Ω <sup>(3)</sup>		Full range		10	50	mV
Voltage loss, V <sub>CC</sub> -  V <sub>O</sub>   <sup>(4)</sup>	C <sub>1</sub> = C <sub>O</sub> = 100-μF tantalum	I <sub>O</sub> = 10 mA	Full range		0.35	0.55	V
		I <sub>O</sub> = 100 mA			1.1	1.6	
Output resistance	ΔI <sub>O</sub> = 10 mA to 100 mA	See <sup>(5)</sup>	Full range		10	15	Ω
Oscillator frequency	V <sub>CC</sub> = 3.5 V to 15 V		Full range	15	25	35	kHz
V <sub>ref</sub> Reference voltage	I <sub>(REF)</sub> = 60 μA		25°C	2.35	2.5	2.65	V
			Full range	2.25		2.75	
Maximum switch current			25°C		300	4	mA
I <sub>CC</sub> Supply current	I <sub>O</sub> = 0	V <sub>CC</sub> = 3.5 V	Full range		2.5	5	mA
		V <sub>CC</sub> = 15 V			3	200	
Supply current in shutdown	V <sub>(FB/SD)</sub> = 0 V		Full range		100		μA

(1) Full range is 0°C to 70°C for the LT1054C and -40°C to 85°C for the LT1054I.

(2) All typical values are at T<sub>A</sub> = 25°C.

(3) All regulation specifications are for a device connected as a positive-to-negative converter/regulator with R<sub>1</sub> = 20 kΩ, R<sub>2</sub> = 102.5 kΩ, external capacitor C<sub>IN</sub> = 10 μF (tantalum), external capacitor C<sub>OUT</sub> = 100 μF (tantalum) and C<sub>1</sub> = 0.002 μF (see ).

(4) For voltage-loss tests, the device is connected as a voltage inverter, with terminals 1, 6, and 7 unconnected. The voltage losses may be higher in other configurations. C<sub>IN</sub> and C<sub>OUT</sub> are external capacitors.



(5) Output resistance is defined as the slope of the curve (ΔV<sub>O</sub> versus ΔI<sub>O</sub>) for output currents of 10 mA to 100 mA. This represents the linear portion of the curve. The incremental slope of the curve is higher at currents less than 10 mA due to the characteristics of the switch transistors.

### 6.6 Typical Characteristics

Data at high and low temperatures are applicable only within the recommended operating free-air temperature range.

**Table 1. Table of Graphs**

		FIGURE
Shutdown threshold voltage	vs Free-air temperature	Figure 1
Supply current	vs Input voltage	Figure 2
Oscillator frequency	vs Free-air temperature	Figure 3
Supply current in shutdown	vs Input voltage	Figure 4
Average supply current	vs Output current	Figure 5
Output voltage loss	vs Input capacitance	Figure 6
Output voltage loss	vs Oscillator frequency (10 $\mu$ F)	Figure 7
Output voltage loss	vs Oscillator frequency (100 $\mu$ F)	Figure 8
Regulated output voltage	vs Free-air temperature	Figure 9
Reference voltage change	vs Free-air temperature	Figure 10
Voltage loss	vs Output current	Figure 17






Figure 3. Oscillator Frequency vs Free-air Temperature




Figure 4. Supply Current in Shutdown vs Input Voltage




Figure 5. Average Supply Current vs Output Current




Figure 6. Output Voltage Loss vs Input Capacitance




Figure 7. Output Voltage Loss vs Oscillator Frequency






Figure 8. Output Voltage Loss vs Oscillator Frequency



**Figure 9. Regulated Output Voltage vs Free-air Temperature**



**Figure 10. Reference Voltage Change vs Free-air Temperature**


## 7 Detailed Description

### 7.1 Overview

LT1054 is a "negative voltage generator" or "negative charge pump" that will output a negative voltage that is proportional to the input voltage (or  $V_{CC}$ ). With proper supply voltage,  $V_{OUT}$  will regulate to an unregulated  $V_{OUT}$  that is approximately  $-V_{CC}$  (reduced by a small voltage loss). If a lower absolute voltage is desired,  $V_{OUT}$  can be regulated to that value when proper feedback resistors are applied.

LT1054 regulates up to 100mA with minimal loss and has a shutdown mode that makes this part optimal across a wide range of applications.

### 7.2 Functional Block Diagram



† External capacitors

Pin numbers shown are for the P package.


### 7.3 Feature Description

#### 7.3.1 Reference and Error Amplifier for Regulation

The feedback/shutdown (FB/SD) terminal has two functions. Pulling FB/SD below the shutdown threshold ( $\approx 0.45$  V) puts the device into shutdown. In shutdown, the reference/regulator is turned off and switching stops. The switches are set such that both  $C_{IN}$  and  $C_{OUT}$  are discharged through the output load. Quiescent current in shutdown drops to approximately 100  $\mu$ A. Any open-collector gate can be used to put the LT1054 into shutdown. For normal (unregulated) operation, the device will restart when the external gate is shut off. In LT1054 circuits that use the regulation feature, the external resistor divider can provide enough pulldown to keep the device in shutdown until the output capacitor ( $C_{OUT}$ ) has fully discharged. For most applications, where the LT1054 is run intermittently, this does not present a problem because the discharge time of the output capacitor is short compared to the off time of the device. In applications where the device has to start up before the output capacitor ( $C_{OUT}$ ) has fully discharged, a restart pulse must be applied to FB/SD of the LT1054. Using the circuit shown in Figure 11, the restart signal can be either a pulse ( $t_p > 100 \mu$ s) or a logic high. Diode coupling the restart signal into FB/SD allows the output voltage to rise and regulate without overshoot. The resistor divider R3/R4 shown in Figure 11 should be chosen to provide a signal level at FB/SD of 0.7–1.1 V.

FB/SD also is the inverting input of the LT1054 error amplifier and, as such, can be used to obtain a regulated output voltage.

Feature Description (continued)



For example: To get  $V_O = -5\text{ V}$ , referenced to the ground terminal of the LT1054

$$R2 = R1 \left( \frac{|V_{OUT}|}{\frac{V_{REF}}{2} - 40\text{ mV}} + 1 \right) = 20\text{ k}\Omega \left( \frac{|-5\text{ V}|}{\frac{2.5\text{ V}}{2} - 40\text{ mV}} + 1 \right) = 102.6\text{ k}\Omega \dagger$$

Where:  $R1 = 20\text{ k}\Omega$   
 $V_{REF} = 2.5\text{ V Nominal}$

† Choose the closest 1% value.

Figure 11. Basic Regulation Configuration

7.3.2 External Oscillator Synchronization

This pin can be used to raise or lower the oscillator frequency or to synchronize the device to an external clock. Internally Pin 7 is connected to the oscillator timing capacitor ( $C_t \approx 150\text{ pF}$ ) which is alternately charged and discharged by current sources of  $\pm 7\mu\text{A}$  so that the duty cycle is  $\approx 50\%$ . The LT1054 oscillator is designed to run in the frequency band where switching losses are minimized. However the frequency can be raised, lowered, or synchronized to an external system clock if necessary.




Figure 12. External-Clock System

The frequency can be lowered by adding an external capacitor ( $C1$ , Figure 12) from Pin 7 to ground. This will increase the charge and discharge times which lowers the oscillator frequency. The frequency can be increased by adding an external capacitor ( $C2$ , Figure 12, in the range of  $5\text{ pF}$  to  $20\text{ pF}$ ) from Pin 2 to Pin 7. This capacitor will couple charge into  $C_T$  at the switch transitions, which will shorten the charge and discharge time, raising the oscillator frequency. Synchronization can be accomplished by adding an external resistive pull-up from Pin 7 to

## Feature Description (continued)

the reference pin (Pin 6). A 20k pull-up is recommended. An open collector gate or an NPN transistor can then be used to drive the oscillator pin at the external clock frequency as shown in Figure 12. Pulling up Pin 7 to an external voltage is not recommended. For circuits that require both frequency synchronization and regulation, an external reference can be used as the reference point for the top of the R1/R2 divider allowing Pin 6 to be used as a pullup point for Pin 7.

### 7.3.3 Output Current and Voltage Loss

The functional block diagram shows that the maximum regulated output voltage is limited by the supply voltage. For the basic configuration,  $|V_{OUT}|$  referenced to the ground terminal of the LT1054 must be less than the total of the supply voltage minus the voltage loss due to the switches. The voltage loss versus output current due to the switches can be found in the typical performance curves. Other configurations, such as the negative doubler, can provide higher voltages at reduced output currents.

### 7.3.4 Reference Voltage

Reference Output. This pin provides a 2.5V reference point for use in LT1054-based regulator circuits. The temperature coefficient of the reference voltage has been adjusted so that the temperature coefficient of the regulated output voltage is close to zero. This requires the reference output to have a positive temperature coefficient as can be seen in the typical performance curves. This nonzero drift is necessary to offset a drift term inherent in the internal reference divider and comparator network tied to the feedback pin. The overall result of these drift terms is a regulated output which has a slight positive temperature coefficient at output voltages below 5V and a slight negative TC at output voltages above 5V. Reference output current should be limited, for regulator feedback networks, to approximately 60 $\mu$ A. The reference pin will draw  $\approx$ 100 $\mu$ A when shorted to ground and will not affect the internal reference/regulator, so that this pin can also be used as a pull-up for LT1054 circuits that require synchronization.

## 7.4 Device Functional Modes

### 7.4.1 Main Operation

A review of a basic switched-capacitor building block is helpful in understanding the operation of the LT1054. When the switch shown in Figure 13 is in the left position, capacitor C1 charges to the voltage at V1. The total charge on C1 is  $q_1 = C_1 \cdot V_1$ . When the switch is moved to the right, C1 is discharged to the voltage at V2. After this discharge time, the charge on C1 is  $q_2 = C_1 \cdot V_2$ . The charge has been transferred from the source V1 to the output V2. The amount of charge transferred is shown in Equation 1.

$$\Delta q = q_1 - q_2 = C_1(V_1 - V_2) \quad (1)$$

If the switch is cycled  $f$  times per second, the charge transfer per unit time (that is, current) is as shown in Equation 2.

$$I = f \times \Delta q = f \times C_1(V_1 - V_2) \quad (2)$$

To obtain an equivalent resistance for a switched-capacitor network, this equation can be rewritten in terms of voltage and impedance equivalence as shown in Equation 3.

$$I = \frac{V_1 - V_2}{(1/fC_1)} = \frac{V_1 - V_2}{R_{EQUIV}} \quad (3)$$





Figure 13. Switched-Capacitor Building Block

## Device Functional Modes (continued)

A new variable,  $R_{EQUIV}$ , is defined as  $R_{EQUIV} = 1 / (f \times C1)$ . The equivalent circuit for the switched-capacitor network is shown in Figure 14. The LT1054 has the same switching action as the basic switched-capacitor building block. Even though this simplification does not include finite switch-on resistance and output-voltage ripple, it provides an insight into how the device operates.



**Figure 14. Switched-Capacitor Equivalent Circuit**

These simplified circuits explain voltage loss as a function of oscillator frequency (see Figure 7). As oscillator frequency is decreased, the output impedance eventually is dominated by the  $1 / (f \times C1)$  term, and voltage losses rise.

Voltage losses also rise as oscillator frequency increases. This is caused by internal switching losses that occur due to some finite charge being lost on each switching cycle. This charge loss per-unit-cycle, when multiplied by the switching frequency, becomes a current loss. At high frequency, this loss becomes significant and voltage losses again rise.

The oscillator of the LT1054 is designed to operate in the frequency band where voltage losses are at a minimum.

### 7.4.2 Shutdown

LT1054 can be put into a low quiescent current state by grounding the FB/SD pin. Once FB/SD is pulled low, current being drawn from the supply will be approximately 100  $\mu$ A.

## 8 Application and Implementation


### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The negative voltage converting and regulating ability of the LT1054 make this device optimal across a wide range of applications. As it is a regulator, there are many general design considerations that must be taken into account. Below will describe what to consider for using this device as a basic voltage inverter/regulator. This is the most common application for the LT1054 and the fundamental building block for the applications shown in [System Examples](#).

### 8.2 Typical Application



Pin numbers shown are for the P package.

**Figure 15. Basic Voltage Inverter/Regulator**

#### 8.2.1 Design Requirements

For this design example, use the parameters listed in [Table 2](#) as the input parameters.

**Table 2. Design Parameters**

Design Parameter	Example Value
Input Voltage Range	3.5V to 15V
$V_{OUT}$	-5V
$I_{OUT}$	100mA

## 8.2.2 Detailed Design Procedure

When using LT1054 as a basic voltage inverter, determine the following:

- Input Voltage
- Desired output Voltage
- Desired Ripple
- Power Dissipation

### 8.2.2.1 Output Voltage Programming

The error amplifier of the LT1054 drives the PNP switch to control the voltage across the input capacitor ( $C_{IN}$ ), which determines the output voltage. When the reference and error amplifier of the LT1054 are used, an external resistive divider is all that is needed to set the regulated output voltage. shows the basic regulator configuration and the formula for calculating the appropriate resistor values. R1 should be 20 k $\Omega$  or greater because the reference current is limited to  $\pm 100 \mu\text{A}$ . R2 should be in the range of 100 k $\Omega$  to 300 k $\Omega$ .

### 8.2.2.2 Capacitor Selection

While the exact values of  $C_{IN}$  and  $C_{OUT}$  are noncritical, good-quality low-ESR capacitors, such as solid tantalum, are necessary to minimize voltage losses at high currents. For  $C_{IN}$ , the effect of the ESR of the capacitor is multiplied by four, because switch currents are approximately two times higher than output current. Losses occur on both the charge and discharge cycle, which means that a capacitor with 1  $\Omega$  of ESR for  $C_{IN}$  has the same effect as increasing the output impedance of the LT1054 by 4  $\Omega$ . This represents a significant increase in the voltage losses.  $C_{OUT}$  alternately is charged and discharged at a current approximately equal to the output current. The ESR of the capacitor causes a step function to occur in the output ripple at the switch transitions. This step function degrades the output regulation for changes in output load current and should be avoided. A technique used to gain both low ESR and reasonable cost is to parallel a smaller tantalum capacitor with a large aluminum electrolytic capacitor.

Frequency compensation is accomplished by adjusting the ratio of  $C_{IN}$  to  $C_{OUT}$ .

For best results, this ratio should be approximately 1:10. Capacitor C1, required for good load regulation, should be 0.002  $\mu\text{F}$  for all output voltages.

### 8.2.2.3 Output Ripple

The peak-to-peak output ripple is determined by the output capacitor and the output current values. Peak-to-peak output ripple is approximated as:

$$\Delta V = \frac{I_{OUT}}{2fC_{OUT}}$$

where

- $\Delta V$  = peak-to-peak ripple
  - $f_{OSC}$  = oscillator frequency
- (4)

For output capacitors with significant ESR, a second term must be added to account for the voltage step at the switch transitions. This step is approximately equal to:

$$(2I_{OUT})(\text{ESR of } C_{OUT})$$
(5)

### 8.2.2.4 Power Dissipation

The power dissipation of any LT1054 circuit must be limited so that the junction temperature of the device does not exceed the maximum junction-temperature ratings. The total power dissipation is calculated from two components—the power loss due to voltage drops in the switches, and the power loss due to drive-current losses. The total power dissipated by the LT1054 is calculated as:

$$P = (V_{CC} - V_{OUT}) I_{OUT} + (V_{CC})(I_{OUT})(0.2)$$

where

- both  $V_{CC}$  and  $V_{OUT}$  are referenced to ground
- (6)

The power dissipation is equivalent to that of a linear regulator. Limited power-handling capability of the LT1054 packages causes limited output-current requirements, or steps can be taken to dissipate power external to the LT1054 for large input or output differentials. This is accomplished by placing a resistor in series with  $C_{IN}$  as shown in Figure 16. A portion of the input voltage is dropped across this resistor without affecting the output regulation. Since switch current is approximately 2.2 times the output current and the resistor causes a voltage drop when  $C_{IN}$  is both charging and discharging, the resistor chosen is as shown:

$$R_x = \frac{V_x}{4.4 I_{OUT}}$$

where


- $V_x \approx V_{CC} - [(LT1054 \text{ voltage loss})(1.3) + |V_{OUT}|]$
- $I_{OUT}$  = maximum required output current

The factor of 1.3 allows some operating margin for the LT1054.

When using a 12-V to -5-V converter at 100-mA output current, calculate the power dissipation without an external resistor.

$$P = (12 \text{ V} - |-5 \text{ V}|)(100 \text{ mA}) + (12 \text{ V})(100 \text{ mA})(0.2)$$

$$P = 700 \text{ mW} + 240 \text{ mW} = 940 \text{ mW}$$



Pin numbers shown are for the P package.

**Figure 16. Power-Dissipation-Limiting Resistor in Series With  $C_{IN}$**

At  $R_{\theta JA}$  of  $130^{\circ}\text{C}/\text{W}$  for a commercial plastic device, a junction temperature rise of  $122^{\circ}\text{C}$  occurs. The device exceeds the maximum junction temperature at an ambient temperature of  $25^{\circ}\text{C}$ . To calculate the power dissipation with an external resistor ( $R_x$ ), determine how much voltage can be dropped across  $R_x$ . The maximum voltage loss of the LT1054 in the standard regulator configuration at 100 mA output current is 1.6 V.


$$V_x = 12 \text{ V} - [(1.6 \text{ V})(1.3) + |-5 \text{ V}|] = 4.9 \text{ V}$$

and

$$R_x = \frac{4.9 \text{ V}}{(4.4)(100 \text{ mA})} = 11 \Omega$$


The resistor reduces the power dissipated by the LT1054 by  $(4.9\text{ V})(100\text{ mA}) = 490\text{ mW}$ . The total power dissipated by the LT1054 is equal to  $(940\text{ mW} - 490\text{ mW}) = 450\text{ mW}$ . The junction-temperature rise is  $58^\circ\text{C}$ . Although commercial devices are functional up to a junction temperature of  $125^\circ\text{C}$ , the specifications are tested to a junction temperature of  $100^\circ\text{C}$ . In this example, this means limiting the ambient temperature to  $42^\circ\text{C}$ . To allow higher ambient temperatures, the thermal resistance numbers for the LT1054 packages represent worst-case numbers, with no heat sinking and still air. Small clip-on heat sinks can be used to lower the thermal resistance of the LT1054 package. Airflow in some systems helps to lower the thermal resistance. Wide printed circuit board traces from the LT1054 leads help remove heat from the device. This is especially true for plastic packages.

**8.2.3 Application Curve**



**Figure 17. Voltage Loss vs Output Current**


**8.3 System Examples**



NOTE: Motor-Tach is Canon CKT26-T5-3SAE.  
Pin numbers shown are for the P package.


**Figure 18. Motor-Speed Servo**

System Examples (continued)



Pin numbers shown are for the P package.


Figure 19. Negative-Voltage Doubler



Pin numbers shown are for the P package.


Figure 20. Positive-Voltage Doubler

System Examples (continued)



Pin numbers shown are for the P package.


Figure 21. 100-mA Regulating Negative Doubler



Pin numbers shown are for the P package.


Figure 22. Dual-Output Voltage Doubler

System Examples (continued)



Pin numbers shown are for the P package.


Figure 23. 5-V to ±12-V Converter




Adjust Gain Trim For 3 V Out From Full-Scale Bridge Output of 24 mV

Pin numbers shown are for the P package.

Figure 24. Strain-Gage Bridge Signal Conditioner


**System Examples (continued)**

**Figure 25. 3.5-V to 5-V Regulator**

System Examples (continued)



Pin numbers shown are for the P package.


Figure 26. Regulating 200-mA +12-V to -5-V Converter



Pin numbers shown are for the P package.


Figure 27. Digitally Programmable Negative Supply

System Examples (continued)



Pin numbers shown are for the P package.

Figure 28. Positive Doubler With Regulation (5-V to 8-V Converter)



$V_I = 3.5 \text{ V to } 15 \text{ V}$   
 $V_O \text{ MAX} \approx 2 V_{IN} + (V_L + 2 V_{Diode})$   
 $V_L = \text{LT1054 Voltage Loss}$

$$R2 = R1 \left( \frac{|V_{OUT}|}{\frac{V_{REF} - 40 \text{ mV}}{2}} + 1 \right) = R1 \left( \frac{|V_{OUT}|}{1.21 \text{ V}} + 1 \right)$$

Pin numbers shown are for the P package.

Figure 29. Negative Doubler With Regulator

## 9 Power Supply Recommendations

The LT1054 alternately charges  $C_{IN}$  to the input voltage when  $C_{IN}$  is switched in parallel with the input supply and then transfers charge to  $C_{OUT}$  when  $C_{IN}$  is switched in parallel with  $C_{OUT}$ . Switching occurs at the oscillator frequency. During the time that  $C_{IN}$  is charging, the peak supply current will be approximately equal to 2.2 times the output current. During the time that  $C_{IN}$  is delivering charge to  $C_{OUT}$  the supply current drops to approximately 0.2 times the output current. An input supply bypass capacitor will supply part of the peak input current drawn by the LT1054 and average out the current drawn from the supply. A minimum input supply bypass capacitor of  $2\mu\text{F}$ , preferably tantalum or some other low ESR type is recommended. A larger capacitor may be desirable in some cases, for example, when the actual input supply is connected to the LT1054 through long leads, or when the pulse current drawn by the LT1054 might affect other circuitry through supply coupling.

In addition to being the output terminal,  $V_{OUT}$  is tied to the substrate of the device. Special care must be taken in LT1054 circuits to avoid making  $V_{OUT}$  positive with respect to any of the other terminals. For circuits with the output load connected from  $V_{CC}$  to  $V_{OUT}$  or from some external positive supply voltage to  $V_{OUT}$ , an external transistor must be added (see Figure 30). This transistor prevents  $V_{OUT}$  from being pulled above GND during startup. Any small general-purpose transistor such as a 2N2222 or a 2N2219 device can be used. Resistor R1 should be chosen to provide enough base drive to the external transistor so that it is saturated under nominal output voltage and maximum output current conditions.

$$R1 \leq \frac{(V_{OUT})\beta}{I_{OUT}} \tag{11}$$





Figure 30. Circuit With Load Connected from  $V_{CC}$  to  $V_{OUT}$

## 10 Layout

### 10.1 Layout Guidelines

- Try to run the feedback trace as far from the noisy power or clocking traces as possible. In the case that the OSC pin is not being used, as in [Figure 31](#), the FB trace can be ran on a lower layer under the OSC pin. When OSC is being utilized by a noisy clocking signal, it is recommended to run the FB trace on a lower layer through the Vref pin.
  - Keep the FB trace to be as direct as possible and somewhat thick. These two sometimes involve a trade-off, but keeping it away from EMI and other noise sources is the more critical of the two.
- Keep the external capacitor traces short, specifically on the CAP+ and CAP- nodes that have the fastest rise and fall times.
- Make all of the power (high current) traces as short, direct, and thick as possible. It is good practice on a standard PCB board to make the traces an absolute minimum of 15 mils (0.381 mm) per Ampere.

### 10.2 Layout Example



**Figure 31. Basic Inverter/Regulator Layout**

## 11 Device and Documentation Support

### 11.1 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 11.2 Trademarks

E2E is a trademark of Texas Instruments.  
All other trademarks are the property of their respective owners.

### 11.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 11.4 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LT1054CDW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LT1054C	<a href="#">Samples</a>
LT1054CDWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LT1054C	<a href="#">Samples</a>
LT1054CDWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LT1054C	<a href="#">Samples</a>
LT1054CDWRE4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LT1054C	<a href="#">Samples</a>
LT1054CDWRG4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LT1054C	<a href="#">Samples</a>
LT1054CP	ACTIVE	PDIP	P	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	LT1054CP	<a href="#">Samples</a>
LT1054CPE4	ACTIVE	PDIP	P	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	LT1054CP	<a href="#">Samples</a>
LT1054IDW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LT1054I	<a href="#">Samples</a>
LT1054IDWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LT1054I	<a href="#">Samples</a>
LT1054IDWR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	LT1054I	<a href="#">Samples</a>
LT1054IP	ACTIVE	PDIP	P	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 85	LT1054IP	<a href="#">Samples</a>
LT1054IPE4	ACTIVE	PDIP	P	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 85	LT1054IP	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

---

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of  $\leq 1000$ ppm threshold. Antimony trioxide based flame retardants must also meet the  $\leq 1000$ ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**TAPE AND REEL INFORMATION**

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LT1054CDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
LT1054IDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LT1054CDWR	SOIC	DW	16	2000	350.0	350.0	43.0
LT1054IDWR	SOIC	DW	16	2000	350.0	350.0	43.0

## GENERIC PACKAGE VIEW


**DW 16**

**SOIC - 2.65 mm max height**

7.5 x 10.3, 1.27 mm pitch

SMALL OUTLINE INTEGRATED CIRCUIT

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4224780/A




# DW0016A

# PACKAGE OUTLINE

## SOIC - 2.65 mm max height

SOIC



4220721/A 07/2016

### NOTES:


1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
5. Reference JEDEC registration MS-013.

# EXAMPLE BOARD LAYOUT

DW0016A

SOIC - 2.65 mm max height

SOIC



LAND PATTERN EXAMPLE  
SCALE:7X



SOLDER MASK DETAILS

4220721/A 07/2016

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DW0016A

SOIC - 2.65 mm max height

SOIC



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:7X

4220721/A 07/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



4040082/E 04/2010

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html](http://www.ti.com/legal/termsofsale.html)) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2019, Texas Instruments Incorporated

## Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

 [View LT1054IDWR](#) on WIN SOURCE

 [Texas Instruments](#) Information

## Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management