THE DATASHEET OF

OPA2234MDR

LOW-POWER, PRECISION SINGLE-SUPPLY OPERATIONAL AMPLIFIERS

Check for Samples: OPA2234M

FEATURES

- **Wide Supply Range:**
  - **Single Supply: V_S = 2.7 V to 36 V**
  - **Dual Supply: V_S = ±1.35 V to ±18 V**
- **Specified Performance:**
  - **2.7 V, 5 V, and ±15 V**
- **Low Quiescent Current: 250 µA/amp**
- **Low Input Bias Current: 35 nA Max**
- **Low Offset Voltage: 100 µV Typ**
- **High CMRR, PSRR, and A_{OL}**
- **Dual Versions**



SO-8

DESCRIPTION

The OPA2234 series low-cost op amps are ideal for single-supply, low-voltage, low-power applications. The series provides lower quiescent current than older “1013”-type products and comes in current industry-standard packages and pinouts. The combination of low offset voltage, high common-mode rejection, high power-supply rejection, and a wide supply range provides excellent accuracy and versatility. Dual versions have identical specifications for maximum design flexibility. These general-purpose op amps are ideal for portable and battery-powered applications.

The OPA2234 series op amps operate from either single or dual supplies. In single-supply operation, the input common-mode range extends below ground and the output can swing to within 50mV of ground. Excellent phase margin makes the OPA2234 series ideal for demanding applications, including high load capacitance. Dual design features completely independent circuitry for lowest crosstalk and freedom from interaction.

Single and dual packages are in an SO-8 surface-mount and are specified for –55°C to 125°C operation.

ORDERING INFORMATION(1)

PRODUCT	PACKAGE	PACKAGE MARKING
OPA2234MDR	SO-8 Surface-Mount	2234M

(1) For the most current package and ordering information, see the Package Option Addendum located at the end of this data sheet.

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)

		VALUE	UNIT
Supply Voltage, V+ to V–			
Input Voltage		(V–) – 0.7 to (V+) + 0.7	V
Output Short-Circuit(1)		Continuous	
Operating Temperature		–55 to 125	°C
Storage Temperature		–55 to 125	°C
Junction Temperature	T_{JA}	150	°C/W
	T_{JC}	39	
Lead Temperature (soldering, 10 s)		300	°C

(1) Short-circuit to ground, one amplifier per package.

ELECTRICAL CHARACTERISTICS: V_S = 5 V

At T_A = –55°C to 125°C, V_S = 5 V, R_L = 10 kΩ connected to V_S/2, and V_{OUT} = V_S/2, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET VOLTAGE						
Input Offset Voltage	V_{OS}	T_A = 25°C, V_{CM} = 2.5 V		±40	±100	µV
		V_{CM} = 2.5 V			±600	
vs Temperature (1)	dV_{OS}/dT	Operating Temperature Range		±3		µV/°C
vs Power Supply	PSRR	V_S = 2.7 V to 30 V, V_{CM} = 1.7 V		3	20	µV/V
vs Time				0.2		µV/mo
Channel Separation (Dual)				0.3		µV/V
INPUT BIAS CURRENT						
Input Bias Current (2)	I_B	V_{CM} = 2.5 V		–15	–35	nA
Input Offset Current	I_{OS}	V_{CM} = 2.5 V		±1	±12	nA
NOISE		f = 1 kHz				
Input Voltage Noise Density	V_n			25		nV/√Hz
Current Noise Density	I_n			80		fA/√Hz
INPUT VOLTAGE RANGE						
Common-Mode Voltage Range			0.5		(V+) – 1	V
Common-Mode Rejection	CMRR	V_{CM} = 0.5 V to 4 V	86	106		dB
INPUT IMPEDANCE						
Differential				10^7 || 5		Ω || pF
Common-Mode		V_{CM} = 2.5 V		10^{10} || 6		Ω || pF
OPEN-LOOP GAIN						
Open-Loop Voltage Gain	A_{OL}	R_L = 10 kΩ, V_O = 0.25 V to 4 V	78	120		dB
		R_L = 2 kΩ, V_O = 0.5 V to 4 V	75	96		dB
FREQUENCY RESPONSE						
Gain-Bandwidth Product	GBW	C_L = 100 pF		0.35		MHz
Slew Rate	SR			0.2		V/µs
Settling Time:						
0.1%		G = 1, 3 V Step, C_L = 100 pF		15		µs
0.01%		G = 1, 3 V Step, C_L = 100 pF		25		µs
Overload Recovery Time		(V_{IN}) (Gain) = V_S		16		µs
OUTPUT						
Voltage Output:						
Positive		R_L = 10 kΩ to V_S/2	(V+) – 1	(V+) – 0.65		V
Negative		R_L = 10 kΩ to V_S/2	0.25	0.05		V
Positive		R_L = 10 kΩ to Ground	(V+) – 1	(V+) – 0.65		V
Negative		R_L = 10 kΩ to Ground	0.1	0.05		V
Short-Circuit Current	I_{SC}			±11		mA
Capacitive Load Drive (Stable Operation) (3)		G = 1		1000		pF
POWER SUPPLY						
Specified Operating Voltage				5		V
Operating Voltage Range			2.7		36	V
Quiescent Current (per amplifier)	I_Q	I_O = 0		250	550	µA

(1) Wafer-level tested to 95% confidence level.
(2) Positive conventional current flows into the input terminals.
(3) See *Small-Signal Overshoot vs Load Capacitance* typical curve.

ELECTRICAL CHARACTERISTICS: V_S = 5 V (continued)

At T_A = –55°C to 125°C, V_S = 5 V, R_L = 10 kΩ connected to V_S/2, and V_{OUT} = V_S/2, unless otherwise noted.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
TEMPERATURE RANGE					
Specified Range		–55		125	°C
Operating Range		–55		125	°C
Storage		–55		125	°C
Thermal Resistance θ_{JA}			150		°C/W

ELECTRICAL CHARACTERISTICS: V_S = 2.7 V

At T_A = –55°C to 125°C, V_S = 2.7 V, R_L = 10 kΩ connected to V_S/2, and V_{OUT} = V_S/2, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET VOLTAGE						
Input Offset Voltage	V_{OS}	T_A = 25°C, V_{CM} = 1.35 V		±40	±100	µV
		V_{CM} = 1.35 V			±600	
vs Temperature (1)	dV_{OS}/dT	Operating Temperature Range		±3		µV/°C
vs Power Supply	PSRR	V_S = 2.7 V to 30 V, V_{CM} = 1.7 V		3	20	µV/V
vs Time				0.2		µV/mo
Channel Separation (Dual)				0.3		µV/V
INPUT BIAS CURRENT						
Input Bias Current (2)	I_B	V_{CM} = 1.35 V		–15	–35	nA
Input Offset Current	I_{OS}	V_{CM} = 1.35 V		±1	±12	nA
NOISE		f = 1 kHz				
Input Voltage Noise Density	V_n			25		nV/√Hz
Current Noise Density	I_n			80		fA/√Hz
INPUT VOLTAGE RANGE						
Common-Mode Voltage Range			0.5		(V+) – 1.1	V
Common-Mode Rejection	CMRR	V_{CM} = 0.5 V to 1.6 V	86	106		dB
INPUT IMPEDANCE						
Differential				10^7 || 5		Ω || pF
Common-Mode		V_{CM} = 1.35 V		10^{10} || 6		Ω || pF
OPEN-LOOP GAIN						
Open-Loop Voltage Gain	A_{OL}	R_L = 10 kΩ, V_O = 0.25 V to 1.7 V	78	125		dB
		R_L = 2 kΩ, V_O = 0.5 V to 1.7 V	69	96		dB
FREQUENCY RESPONSE						
Gain-Bandwidth Product	GBW	C_L = 100 pF		0.35		MHz
Slew Rate	SR			0.2		V/µs
Settling Time:						
0.1%		G = 1, 1 V Step, C_L = 100 pF		6		µs
0.01%		G = 1, 1 V Step, C_L = 100 pF		16		µs
Overload Recovery Time		(V_{IN}) (Gain) = V_S		8		µs
OUTPUT						
Voltage Output:						
Positive		R_L = 10 kΩ to V_S/2	(V+) – 1	(V+) – 0.6		V
Negative		R_L = 10 kΩ to V_S/2	0.25	0.05		V
Positive		R_L = 10 kΩ to Ground	(V+) – 1	(V+) – 0.65		V
Negative		R_L = 10 kΩ to Ground	0.1	0.05		V
Short-Circuit Current	I_{SC}			±8		mA
Capacitive Load Drive (Stable Operation) (3)		G = 1		1000		pF
POWER SUPPLY						
Specified Operating Voltage				2.7		V
Operating Voltage Range			2.7		36	V
Quiescent Current (per amplifier)	I_Q	I_O = 0		250	550	µA

(1) Wafer-level tested to 95% confidence level.
(2) Positive conventional current flows into the input terminals.
(3) See *Small-Signal Overshoot vs Load Capacitance* typical curve.

ELECTRICAL CHARACTERISTICS: V_S = 2.7 V (continued)

At T_A = –55°C to 125°C, V_S = 2.7 V, R_L = 10 kΩ connected to V_S/2, and V_{OUT} = V_S/2, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
TEMPERATURE RANGE						
Specified Range			–55		125	°C
Operating Range			–55		125	°C
Storage			–55		125	°C
Thermal Resistance	θ_{JA}			150		°C/W

ELECTRICAL CHARACTERISTICS: V_S = ±15 V

At T_A = –55°C to 125°C, V_S = ±15 V, R_L = 10 kΩ connected to V_S/2, and V_{OUT} = V_S/2, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET VOLTAGE						
Input Offset Voltage	V_{OS}	T_A = 25°C, V_{CM} = 0 V		±70	±250	µV
		V_{CM} = 0 V			±750	
vs Temperature (1)	dV_{OS}/dT	Operating Temperature Range		±3		µV/°C
vs Power Supply	PSRR	V_S = ±1.35 V to ±18 V, V_{CM} = 0 V		3	20	µV/V
vs Time				0.2		µV/mo
Channel Separation (Dual)				0.3		µV/V
INPUT BIAS CURRENT						
Input Bias Current (2)	I_B	V_{CM} = 0 V		–12	–30	nA
Input Offset Current	I_{OS}	V_{CM} = 0 V		±1	±12	nA
NOISE		f = 1 kHz				
Input Voltage Noise Density	V_n			25		nV/√Hz
Current Noise Density	I_n			80		fA/√Hz
INPUT VOLTAGE RANGE						
Common-Mode Voltage Range			(V–) + 1		(V+) – 1	V
Common-Mode Rejection	CMRR	V_{CM} = –14 V to 14 V	86	106		dB
INPUT IMPEDANCE						
Differential				10^7 || 5		Ω || pF
Common-Mode		V_{CM} = 0 V		10^{10} || 6		Ω || pF
OPEN-LOOP GAIN						
Open-Loop Voltage Gain	A_{OL}	V_O = –13.5 V to 13 V	87	120		dB
FREQUENCY RESPONSE						
Gain-Bandwidth Product	GBW	C_L = 100 pF		0.35		MHz
Slew Rate	SR			0.2		V/µs
Settling Time:						
0.1%		G = 1, 10 V Step, C_L = 100 pF		41		µs
0.01%		G = 1, 10 V Step, C_L = 100 pF		47		µs
Overload Recovery Time		(V_{IN}) (Gain) = V_S		22		µs
OUTPUT						
Voltage Output:						
Positive			(V+) – 2	(V+) – 0.7		V
Negative			(V–) + 1.5	(V–) + 0.15		V
Short-Circuit Current	I_{SC}			±22		mA
Capacitive Load Drive (Stable Operation) (3)		G = 1		1000		pF
POWER SUPPLY						
Specified Operating Voltage				±15		V
Operating Voltage Range			±1.35		±18	V
Quiescent Current (per amplifier)	I_Q	I_O = 0		±275	±550	µA

(1) Wafer-level tested to 95% confidence level.
(2) Positive conventional current flows into the input terminals.
(3) See *Small-Signal Overshoot vs Load Capacitance* typical curve.

ELECTRICAL CHARACTERISTICS: V_S = ±15 V (continued)

At T_A = –55°C to 125°C, V_S = ±15 V, R_L = 10 kΩ connected to V_S/2, and V_{OUT} = V_S/2, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
TEMPERATURE RANGE						
Specified Range			–55		125	°C
Operating Range			–55		125	°C
Storage			–55		125	°C
Thermal Resistance	θ_{JA}			150		°C/W

TYPICAL CHARACTERISTICS

OPEN-LOOP GAIN/PHASE vs FREQUENCY



POWER-SUPPLY AND COMMON-MODE REJECTION vs FREQUENCY



INPUT NOISE AND CURRENT NOISE SPECTRAL DENSITY vs FREQUENCY



CHANNEL SEPARATION vs FREQUENCY



INPUT BIAS AND INPUT OFFSET CURRENT vs TEMPERATURE



INPUT BIAS CURRENT vs INPUT COMMON-MODE VOLTAGE



TYPICAL CHARACTERISTICS (continued)

OFFSET VOLTAGE
PRODUCTION DISTRIBUTION



OFFSET VOLTAGE
PRODUCTION DISTRIBUTION



OFFSET VOLTAGE DRIFT
PRODUCTION DISTRIBUTION



OFFSET VOLTAGE DRIFT
PRODUCTION DISTRIBUTION



OFFSET VOLTAGE DRIFT
PRODUCTION DISTRIBUTION



A_{OL}, CMR, AND PSR vs TEMPERATURE



TYPICAL CHARACTERISTICS (continued)

SMALL-SIGNAL STEP RESPONSE
G = 1, C_L = 100 pF, V_S = 5 V



2 µs/div

SMALL-SIGNAL STEP RESPONSE
G = 1, C_L = 10,000 pF, V_S = 5 V



20 µs/div

LARGE-SIGNAL STEP RESPONSE
G = 1, C_L = 100 pF, V_S = 5 V



10 µs/div

SETTLING TIME vs CLOSED-LOOP GAIN



OUTPUT VOLTAGE SWING vs OUTPUT CURRENT



SMALL-SIGNAL OVERSHOOT
vs LOAD CAPACITANCE



TYPICAL CHARACTERISTICS (continued)

MAXIMUM OUTPUT VOLTAGE vs FREQUENCY



QUIESCENT CURRENT AND SHORT-CIRCUIT CURRENT vs TEMPERATURE



APPLICATION INFORMATION

The OPA2234 series op amps are unity-gain stable and suitable for a wide range of general-purpose applications. Power-supply pins should be bypassed with 10 nF ceramic capacitors.

OPERATING VOLTAGE

The OPA2234 series op amps operate from single (2.7 V to 36 V) or dual (±1.35 V to ±18 V) supplies with excellent performance. Specifications are production tested with 2.7 V, 5 V, and ±15 V supplies. Most behavior remains unchanged throughout the full operating voltage range. Parameters which vary significantly with operating voltage are shown in the Typical Characteristic curves.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
OPA2234MDR	NRND	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU-DCC	Level-3-260C-168 HR	-55 to 125	2234M	

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

OTHER QUALIFIED VERSIONS OF OPA2234M :

- Catalog: OPA2234

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
OPA2234MDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
OPA2234MDR	SOIC	D	8	2500	367.0	367.0	35.0



PACKAGE OUTLINE

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI’s products are provided subject to TI’s Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

- View OPA2234MDR on WIN SOURCE
- Texas Instruments Information

Optimize Your Supply Chain with WIN SOURCE Solutions

- Global Sourcing Solution
- Obsolete Management
- Cost Control Management
- Shortage Management
- Alternative Solution
- Excess Inventory Management