



**THE DATASHEET OF  
ADG5434BRUZ**



### FEATURES

- Latch-up proof
- Human body model (HBM) ESD rating: 8 kV
- Low on resistance (13.5  $\Omega$ )
- $\pm 9$  V to  $\pm 22$  V dual-supply operation
- 9 V to 40 V single-supply operation
- 48 V supply maximum ratings
- Fully specified at  $\pm 15$  V,  $\pm 20$  V, +12 V, and +36 V
- $V_{SS}$  to  $V_{DD}$  analog signal range

### APPLICATIONS

- Relay replacement
- Automatic test equipment
- Data acquisition
- Instrumentation
- Avionics
- Audio and video switching
- Communication systems

### GENERAL DESCRIPTION

The ADG5433 and ADG5434 are monolithic industrial CMOS analog switches comprising three independently selectable single-pole, double-throw (SPDT) switches and four independently selectable SPDT switches, respectively.

All channels exhibit break-before-make switching action that prevents momentary shorting when switching channels. An  $\overline{EN}$  input on the ADG5433 (LFCSP and TSSOP packages) is used to enable or disable the device. When disabled, all channels are switched off.


The ultralow on resistance and on-resistance flatness of these switches make them ideal solutions for data acquisition and gain switching applications, where low distortion is critical.

Rev. C

[Document Feedback](#)


Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

### FUNCTIONAL BLOCK DIAGRAMS



SWITCHES SHOWN FOR A LOGIC 1 INPUT.

Figure 1. ADG5433 TSSOP and LFCSP\_WQ



SWITCHES SHOWN FOR A LOGIC 1 INPUT.

Figure 2. ADG5434 TSSOP and LFCSP\_WQ

### PRODUCT HIGHLIGHTS

1. Trench isolation guards against latch-up. A dielectric trench separates the P and N channel transistors thereby preventing latch-up even under severe overvoltage conditions.
2. Low  $R_{ON}$ .
3. Dual-supply operation. For applications where the analog signal is bipolar, the ADG5433/ADG5434 can be operated from dual supplies up to  $\pm 22$  V.
4. Single-supply operation. For applications where the analog signal is unipolar, the ADG5433/ADG5434 can be operated from a single-rail power supply up to 40 V.
5. 3 V logic compatible digital inputs:  $V_{INH} = 2.0$  V,  $V_{INL} = 0.8$  V.
6. No  $V_L$  logic power supply required.

## TABLE OF CONTENTS

Features .....	1	Continuous Current per Channel, Sx or Dx.....	8
Applications.....	1	Absolute Maximum Ratings .....	9
Functional Block Diagrams.....	1	ESD Caution.....	9
General Description .....	1	Pin Configurations and Function Descriptions .....	10
Product Highlights .....	1	Typical Performance Characteristics .....	12
Revision History .....	2	Test Circuits.....	16
Specifications.....	3	Terminology .....	18
±15 V Dual Supply .....	3	Trench Isolation .....	19
±20 V Dual Supply .....	4	Applications Information .....	20
12 V Single Supply.....	5	Outline Dimensions .....	21
36 V Single Supply.....	6	Ordering Guide .....	22

## REVISION HISTORY

### 6/13—Rev. B to Rev. C

Changes to Table 6.....	8
Added Figure 6; Renumbered Sequentially .....	10
Changes to Table 10.....	10
Changes to Figure 9.....	12
Changes to Figure 26 and Figure 27.....	16
Deleted Figure 29.....	16
Updated Outline Dimensions .....	21
Changes to Ordering Guide .....	22

### 5/12—Rev. A to Rev. B

Removed Automotive Information (Throughout).....	1
Changes to Ordering Guide .....	22
Deleted Automotive Products Section.....	22

### 6/11—Rev. 0 to Rev. A

Change to Features Section .....	1
Change to I <sub>SS</sub> Parameter, Table 2.....	5
Changes to Figure 4.....	10
Updated Outline Dimensions .....	21
Changes to Ordering Guide .....	22
Added Automotive Products Section .....	22

### 10/10—Revision 0: Initial Version

## SPECIFICATIONS

## ±15 V DUAL SUPPLY

$V_{DD} = +15\text{ V} \pm 10\%$ ,  $V_{SS} = -15\text{ V} \pm 10\%$ ,  $GND = 0\text{ V}$ , unless otherwise noted.

Table 1.

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
<b>ANALOG SWITCH</b>					
Analog Signal Range			$V_{DD}$ to $V_{SS}$	V	
On Resistance, $R_{ON}$	13.5			$\Omega$ typ	$V_S = \pm 10\text{ V}$ , $I_S = -10\text{ mA}$ ; see Figure 27
	15	18	22	$\Omega$ max	$V_{DD} = +13.5\text{ V}$ , $V_{SS} = -13.5\text{ V}$
On-Resistance Match Between Channels, $\Delta R_{ON}$	0.3			$\Omega$ typ	$V_S = \pm 10\text{ V}$ , $I_S = -10\text{ mA}$
	0.8	1.3	1.4	$\Omega$ max	
On-Resistance Flatness, $R_{FLAT(ON)}$	1.8			$\Omega$ typ	$V_S = \pm 10\text{ V}$ , $I_S = -10\text{ mA}$
	2.2	2.6	3	$\Omega$ max	
<b>LEAKAGE CURRENTS</b>					
Source Off Leakage, $I_S$ (Off)	$\pm 0.05$			nA typ	$V_{DD} = +16.5\text{ V}$ , $V_{SS} = -16.5\text{ V}$
	$\pm 0.25$	$\pm 1$	$\pm 7$	nA max	$V_S = \pm 10\text{ V}$ , $V_D = \mp 10\text{ V}$
Drain Off Leakage, $I_D$ (Off)	$\pm 0.1$			nA typ	$V_S = \pm 10\text{ V}$ , $V_D = \mp 10\text{ V}$
	$\pm 0.4$	$\pm 4$	$\pm 30$	nA max	
Channel On Leakage, $I_D$ (On), $I_S$ (On)	$\pm 0.1$			nA typ	$V_S = V_D = \pm 10\text{ V}$ ; see Figure 26
	$\pm 0.4$	$\pm 4$	$\pm 30$	nA max	
<b>DIGITAL INPUTS</b>					
Input High Voltage, $V_{INH}$			2.0	V min	
Input Low Voltage, $V_{INL}$			0.8	V max	
Input Current, $I_{INL}$ or $I_{INH}$	0.002			$\mu\text{A}$ typ	$V_{IN} = V_{GND}$ or $V_{DD}$
			$\pm 0.1$	$\mu\text{A}$ max	
Digital Input Capacitance, $C_{IN}$	6			pF typ	
<b>DYNAMIC CHARACTERISTICS<sup>1</sup></b>					
Transition Time, $t_{TRANSITION}$	157			ns typ	$R_L = 300\ \Omega$ , $C_L = 35\text{ pF}$
	207	245	272	ns max	$V_S = 10\text{ V}$
$t_{ON}(\overline{EN})$	160			ns typ	$R_L = 300\ \Omega$ , $C_L = 35\text{ pF}$
	196	241	274	ns max	$V_S = 10\text{ V}$ ; see Figure 34
$t_{OFF}(\overline{EN})$	91			ns typ	$R_L = 300\ \Omega$ , $C_L = 35\text{ pF}$
	106	138	140	ns max	$V_S = 10\text{ V}$ ; see Figure 34
Break-Before-Make Time Delay, $t_D$	45			ns typ	$R_L = 300\ \Omega$ , $C_L = 35\text{ pF}$
			21	ns min	$V_{S1} = V_{S2} = 10\text{ V}$ ; see Figure 33
Charge Injection, $Q_{INJ}$	130			pC typ	$V_S = 0\text{ V}$ , $R_S = 0\ \Omega$ , $C_L = 1\text{ nF}$ ; see Figure 35
Off Isolation	-60			dB typ	$R_L = 50\ \Omega$ , $C_L = 5\text{ pF}$ , $f = 1\text{ MHz}$ ; see Figure 29
Channel-to-Channel Crosstalk	-60			dB typ	$R_L = 50\ \Omega$ , $C_L = 5\text{ pF}$ , $f = 1\text{ MHz}$ ; see Figure 28
Total Harmonic Distortion + Noise	0.01			% typ	$R_L = 1\text{ k}\Omega$ , $15\text{ V p-p}$ , $f = 20\text{ Hz to }20\text{ kHz}$ ; see Figure 30
-3 dB Bandwidth	145			MHz typ	$R_L = 50\ \Omega$ , $C_L = 5\text{ pF}$ ; see Figure 31
Insertion Loss	-0.9			dB typ	$R_L = 50\ \Omega$ , $C_L = 5\text{ pF}$ , $f = 1\text{ MHz}$ ; see Figure 31
$C_S$ (Off)	14			pF typ	$V_S = 0\text{ V}$ , $f = 1\text{ MHz}$
$C_D$ (Off)	24			pF typ	$V_S = 0\text{ V}$ , $f = 1\text{ MHz}$
$C_D$ (On), $C_S$ (On)	53			pF typ	$V_S = 0\text{ V}$ , $f = 1\text{ MHz}$

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
POWER REQUIREMENTS					
$I_{DD}$	45			$\mu\text{A typ}$	$V_{DD} = +16.5\text{ V}$ , $V_{SS} = -16.5\text{ V}$ Digital inputs = 0 V or $V_{DD}$
$I_{SS}$	55		70	$\mu\text{A max}$	
	0.001			$\mu\text{A typ}$	Digital inputs = 0 V or $V_{DD}$
			1	$\mu\text{A max}$	
$V_{DD}/V_{SS}$			$\pm 9/\pm 22$	V min/V max	GND = 0 V

<sup>1</sup> Guaranteed by design; not subject to production test.

## ±20 V DUAL SUPPLY

$V_{DD} = +20\text{ V} \pm 10\%$ ,  $V_{SS} = -20\text{ V} \pm 10\%$ , GND = 0 V, unless otherwise noted.

Table 2.

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			$V_{DD}$ to $V_{SS}$	V	
On Resistance, $R_{ON}$	12.5			$\Omega$ typ	$V_S = \pm 15\text{ V}$ , $I_S = -10\text{ mA}$ ; see Figure 27
	14	17	21	$\Omega$ max	$V_{DD} = +18\text{ V}$ , $V_{SS} = -18\text{ V}$
On-Resistance Match Between Channels, $\Delta R_{ON}$	0.3			$\Omega$ typ	$V_S = \pm 15\text{ V}$ , $I_S = -10\text{ mA}$
	0.8	1.3	1.4	$\Omega$ max	
On-Resistance Flatness, $R_{FLAT(ON)}$	2.3			$\Omega$ typ	$V_S = \pm 15\text{ V}$ , $I_S = -10\text{ mA}$
	2.7	3.1	3.5	$\Omega$ max	
LEAKAGE CURRENTS					
Source Off Leakage, $I_S$ (Off)	$\pm 0.05$			nA typ	$V_{DD} = +22\text{ V}$ , $V_{SS} = -22\text{ V}$ $V_S = \pm 15\text{ V}$ , $V_D = \mp 15\text{ V}$
	$\pm 0.25$	$\pm 1$	$\pm 7$	nA max	
Drain Off Leakage, $I_D$ (Off)	$\pm 0.1$			nA typ	$V_S = \pm 15\text{ V}$ , $V_D = \mp 15\text{ V}$
	$\pm 0.4$	$\pm 4$	$\pm 30$	nA max	
Channel On Leakage, $I_D$ (On), $I_S$ (On)	$\pm 0.1$			nA typ	$V_S = V_D = \pm 15\text{ V}$ ; see Figure 26
	$\pm 0.4$	$\pm 4$	$\pm 30$	nA max	
DIGITAL INPUTS					
Input High Voltage, $V_{INH}$			2.0	V min	
Input Low Voltage, $V_{INL}$			0.8	V max	
Input Current, $I_{INL}$ or $I_{INH}$	0.002			$\mu\text{A typ}$	$V_{IN} = V_{GND}$ or $V_{DD}$
			$\pm 0.1$	$\mu\text{A max}$	
Digital Input Capacitance, $C_{IN}$	6			pF typ	
DYNAMIC CHARACTERISTICS <sup>1</sup>					
Transition Time, $t_{TRANSITION}$	150			ns typ	$R_L = 300\ \Omega$ , $C_L = 35\text{ pF}$
	199	230	253	ns max	$V_S = 10\text{ V}$
$t_{ON}(\overline{EN})$	152			ns typ	$R_L = 300\ \Omega$ , $C_L = 35\text{ pF}$
	186	223	253	ns max	$V_S = 10\text{ V}$ ; see Figure 34
$t_{OFF}(\overline{EN})$	90			ns typ	$R_L = 300\ \Omega$ , $C_L = 35\text{ pF}$
	104	118	130	ns max	$V_S = 10\text{ V}$ ; see Figure 34
Break-Before-Make Time Delay, $t_D$	36			ns typ	$R_L = 300\ \Omega$ , $C_L = 35\text{ pF}$
			17	ns min	$V_{S1} = V_{S2} = 10\text{ V}$ ; see Figure 33
Charge Injection, $Q_{INJ}$	176			pC typ	$V_S = 0\text{ V}$ , $R_S = 0\ \Omega$ , $C_L = 1\text{ nF}$ ; see Figure 35
Off Isolation	-60			dB typ	$R_L = 50\ \Omega$ , $C_L = 5\text{ pF}$ , $f = 1\text{ MHz}$ ; see Figure 29
Channel-to-Channel Crosstalk	-60			dB typ	$R_L = 50\ \Omega$ , $C_L = 5\text{ pF}$ , $f = 1\text{ MHz}$ ; see Figure 28
Total Harmonic Distortion + Noise	0.012			% typ	$R_L = 1\text{ k}\Omega$ , 20 V p-p, $f = 20\text{ Hz}$ to 20 kHz; see Figure 30
-3 dB Bandwidth	140			MHz typ	$R_L = 50\ \Omega$ , $C_L = 5\text{ pF}$ ; see Figure 31

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
Insertion Loss	-0.8			dB typ	$R_L = 50\ \Omega$ , $C_L = 5\ \text{pF}$ , $f = 1\ \text{MHz}$ ; see Figure 31
$C_S$ (Off)	15			pF typ	$V_S = 0\ \text{V}$ , $f = 1\ \text{MHz}$
$C_D$ (Off)	23			pF typ	$V_S = 0\ \text{V}$ , $f = 1\ \text{MHz}$
$C_D$ (On), $C_S$ (On)	52			pF typ	$V_S = 0\ \text{V}$ , $f = 1\ \text{MHz}$
<b>POWER REQUIREMENTS</b>					
$I_{DD}$	50			$\mu\text{A}$ typ	$V_{DD} = +22\ \text{V}$ , $V_{SS} = -22\ \text{V}$ Digital inputs = 0 V or $V_{DD}$
	70		110	$\mu\text{A}$ max	
$I_{SS}$	0.001			$\mu\text{A}$ typ	Digital inputs = 0 V or $V_{DD}$
			1	$\mu\text{A}$ max	
$V_{DD}/V_{SS}$			$\pm 9/\pm 22$	V min/V max	GND = 0 V

<sup>1</sup> Guaranteed by design; not subject to production test.

## 12 V SINGLE SUPPLY

$V_{DD} = 12\ \text{V} \pm 10\%$ ,  $V_{SS} = 0\ \text{V}$ , GND = 0 V, unless otherwise noted.

**Table 3.**

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
<b>ANALOG SWITCH</b>					
Analog Signal Range			0 V to $V_{DD}$	V	
On Resistance, $R_{ON}$	26			$\Omega$ typ	$V_S = 0\ \text{V}$ to 10 V, $I_S = -10\ \text{mA}$ ; see Figure 27
	30	36	42	$\Omega$ max	$V_{DD} = 10.8\ \text{V}$ , $V_{SS} = 0\ \text{V}$
On-Resistance Match Between Channels, $\Delta R_{ON}$	0.3			$\Omega$ typ	$V_S = 0\ \text{V}$ to 10 V, $I_S = -10\ \text{mA}$
	1	1.5	1.6	$\Omega$ max	
On-Resistance Flatness, $R_{FLAT(ON)}$	5.5			$\Omega$ typ	$V_S = 0\ \text{V}$ to 10 V, $I_S = -10\ \text{mA}$
	6.5	8	12	$\Omega$ max	
<b>LEAKAGE CURRENTS</b>					
Source Off Leakage, $I_S$ (Off)	$\pm 0.05$			nA typ	$V_{DD} = 13.2\ \text{V}$ , $V_{SS} = 0\ \text{V}$ $V_S = 1\ \text{V}/10\ \text{V}$ , $V_D = 10\ \text{V}/1\ \text{V}$
	$\pm 0.25$	$\pm 1$	$\pm 7$	nA max	
Drain Off Leakage, $I_D$ (Off)	$\pm 0.1$			nA typ	$V_S = 1\ \text{V}/10\ \text{V}$ , $V_D = 10\ \text{V}/1\ \text{V}$
	$\pm 0.4$	$\pm 4$	$\pm 30$	nA max	
Channel On Leakage, $I_D$ (On), $I_S$ (On)	$\pm 0.1$			nA typ	$V_S = V_D = 1\ \text{V}/10\ \text{V}$ ; see Figure 26
	$\pm 0.4$	$\pm 4$	$\pm 30$	nA max	
<b>DIGITAL INPUTS</b>					
Input High Voltage, $V_{INH}$			2.0	V min	
Input Low Voltage, $V_{INL}$			0.8	V max	
Input Current, $I_{INL}$ or $I_{INH}$	0.002			$\mu\text{A}$ typ	$V_{IN} = V_{GND}$ or $V_{DD}$
			$\pm 0.1$	$\mu\text{A}$ max	
Digital Input Capacitance, $C_{IN}$	6			pF typ	
<b>DYNAMIC CHARACTERISTICS<sup>1</sup></b>					
Transition Time, $t_{TRANSITION}$	220			ns typ	$R_L = 300\ \Omega$ , $C_L = 35\ \text{pF}$
	290	357	400	ns max	$V_S = 8\ \text{V}$
$t_{ON}(\overline{EN})$	228			ns typ	$R_L = 300\ \Omega$ , $C_L = 35\ \text{pF}$
	289	370	426	ns max	$V_S = 8\ \text{V}$ ; see Figure 34
$t_{OFF}(\overline{EN})$	90			ns typ	$R_L = 300\ \Omega$ , $C_L = 35\ \text{pF}$
	115	131	151	ns max	$V_S = 8\ \text{V}$ ; see Figure 34
Break-Before-Make Time Delay, $t_D$	106			ns typ	$R_L = 300\ \Omega$ , $C_L = 35\ \text{pF}$
			54	ns min	$V_{S1} = V_{S2} = 8\ \text{V}$ ; see Figure 33
Charge Injection, $Q_{INJ}$	60			pC typ	$V_S = 6\ \text{V}$ , $R_S = 0\ \Omega$ , $C_L = 1\ \text{nF}$ ; see Figure 35
Off Isolation	-60			dB typ	$R_L = 50\ \Omega$ , $C_L = 5\ \text{pF}$ , $f = 1\ \text{MHz}$ ; see Figure 29

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
Channel-to-Channel Crosstalk	-60			dB typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ , $f = 1 \text{ MHz}$ ; see Figure 28
Total Harmonic Distortion + Noise	0.1			% typ	$R_L = 1 \text{ k}\Omega$ , 6 V p-p, $f = 20 \text{ Hz}$ to 20 kHz; see Figure 30
-3 dB Bandwidth	150			MHz typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ ; see Figure 31
Insertion Loss	-0.8			dB typ	$R_L = 50 \Omega$ , $C_L = 5 \text{ pF}$ , $f = 1 \text{ MHz}$ ; see Figure 31
$C_S$ (Off)	18			pF typ	$V_S = 6 \text{ V}$ , $f = 1 \text{ MHz}$
$C_D$ (Off)	28			pF typ	$V_S = 6 \text{ V}$ , $f = 1 \text{ MHz}$
$C_D$ (On), $C_S$ (On)	54			pF typ	$V_S = 6 \text{ V}$ , $f = 1 \text{ MHz}$
POWER REQUIREMENTS					$V_{DD} = 13.2 \text{ V}$
$I_{DD}$	40		65	$\mu\text{A}$ typ	Digital inputs = 0 V or $V_{DD}$
	50		9/40	$\mu\text{A}$ max	
$V_{DD}$				V min/V max	GND = 0 V, $V_{SS} = 0 \text{ V}$

<sup>1</sup> Guaranteed by design; not subject to production test.

### 36 V SINGLE SUPPLY

$V_{DD} = 36 \text{ V} \pm 10\%$ ,  $V_{SS} = 0 \text{ V}$ , GND = 0 V, unless otherwise noted.

Table 4.

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
ANALOG SWITCH					
Analog Signal Range			0 V to $V_{DD}$	V	
On Resistance, $R_{ON}$	14.5			$\Omega$ typ	$V_S = 0 \text{ V}$ to 30 V, $I_S = -10 \text{ mA}$ ; see Figure 27
	16	19	23	$\Omega$ max	$V_{DD} = 32.4 \text{ V}$ , $V_{SS} = 0 \text{ V}$
On-Resistance Match Between Channels, $\Delta R_{ON}$	0.3			$\Omega$ typ	$V_S = 0 \text{ V}$ to 30 V, $I_S = -10 \text{ mA}$
	0.8	1.3	1.4	$\Omega$ max	
On-Resistance Flatness, $R_{FLAT(ON)}$	3.5			$\Omega$ typ	$V_S = 0 \text{ V}$ to 30 V, $I_S = -10 \text{ mA}$
	4.3	5.5	6.5	$\Omega$ max	
LEAKAGE CURRENTS					
Source Off Leakage, $I_S$ (Off)	$\pm 0.05$			nA typ	$V_{DD} = 39.6 \text{ V}$ , $V_{SS} = 0 \text{ V}$
	$\pm 0.25$	$\pm 1$	$\pm 7$	nA max	$V_S = 1 \text{ V}/30 \text{ V}$ , $V_D = 30 \text{ V}/1 \text{ V}$
Drain Off Leakage, $I_D$ (Off)	$\pm 0.1$			nA typ	$V_S = 1 \text{ V}/30 \text{ V}$ , $V_D = 30 \text{ V}/1 \text{ V}$
	$\pm 0.4$	$\pm 4$	$\pm 30$	nA max	
Channel On Leakage, $I_D$ (On), $I_S$ (On)	$\pm 0.1$			nA typ	$V_S = V_D = 1 \text{ V}/30 \text{ V}$ ; see Figure 26
	$\pm 0.4$	$\pm 4$	$\pm 30$	nA max	
DIGITAL INPUTS					
Input High Voltage, $V_{INH}$			2.0	V min	
Input Low Voltage, $V_{INL}$			0.8	V max	
Input Current, $I_{INL}$ or $I_{INH}$	0.002			$\mu\text{A}$ typ	$V_{IN} = V_{GND}$ or $V_{DD}$
			$\pm 0.1$	$\mu\text{A}$ max	
Digital Input Capacitance, $C_{IN}$	6			pF typ	
DYNAMIC CHARACTERISTICS <sup>1</sup>					
Transition Time, $t_{TRANSITION}$	180			ns typ	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$
	262	274	289	ns max	$V_S = 18 \text{ V}$
$t_{ON}(\overline{EN})$	176			ns typ	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$
	216	238	268	ns max	$V_S = 18 \text{ V}$ ; see Figure 34
$t_{OFF}(\overline{EN})$	98			ns typ	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$
	123	127	129	ns max	$V_S = 18 \text{ V}$ ; see Figure 34
Break-Before-Make Time Delay, $t_D$	50			ns typ	$R_L = 300 \Omega$ , $C_L = 35 \text{ pF}$
			21	ns min	$V_{S1} = V_{S2} = 18 \text{ V}$ ; see Figure 33

Parameter	25°C	-40°C to +85°C	-40°C to +125°C	Unit	Test Conditions/Comments
Charge Injection, $Q_{INJ}$	150			pC typ	$V_S = 18\text{ V}$ , $R_S = 0\ \Omega$ , $C_L = 1\text{ nF}$ ; see Figure 35
Off Isolation	-60			dB typ	$R_L = 50\ \Omega$ , $C_L = 5\text{ pF}$ , $f = 1\text{ MHz}$ ; see Figure 29
Channel-to-Channel Crosstalk	-60			dB typ	$R_L = 50\ \Omega$ , $C_L = 5\text{ pF}$ , $f = 1\text{ MHz}$ ; see Figure 28
Total Harmonic Distortion + Noise	0.4			% typ	$R_L = 1\text{ k}\Omega$ , $18\text{ V p-p}$ , $f = 20\text{ Hz to } 20\text{ kHz}$ ; see Figure 30
-3 dB Bandwidth	135			MHz typ	$R_L = 50\ \Omega$ , $C_L = 5\text{ pF}$ ; see Figure 31
Insertion Loss	-1			dB typ	$R_L = 50\ \Omega$ , $C_L = 5\text{ pF}$ , $f = 1\text{ MHz}$ ; see Figure 31
$C_S$ (Off)	18			pF typ	$V_S = 18\text{ V}$ , $f = 1\text{ MHz}$
$C_D$ (Off)	28			pF typ	$V_S = 18\text{ V}$ , $f = 1\text{ MHz}$
$C_D$ (On), $C_S$ (On)	46			pF typ	$V_S = 18\text{ V}$ , $f = 1\text{ MHz}$
<b>POWER REQUIREMENTS</b>					
$I_{DD}$	80			$\mu\text{A typ}$	$V_{DD} = 39.6\text{ V}$ Digital inputs = 0 V or $V_{DD}$
	100		130	$\mu\text{A max}$	
$V_{DD}$			9/40	V min/V max	GND = 0 V, $V_{SS} = 0\text{ V}$

<sup>1</sup> Guaranteed by design; not subject to production test.

**CONTINUOUS CURRENT PER CHANNEL, Sx OR Dx**

**Table 5. ADG5433**

<b>Parameter</b>	<b>25°C</b>	<b>85°C</b>	<b>125°C</b>	<b>Unit</b>
<b>CONTINUOUS CURRENT, Sx OR Dx</b>				
$V_{DD} = +15\text{ V}, V_{SS} = -15\text{ V}$				
TSSOP ( $\theta_{JA} = 112.6^\circ\text{C/W}$ )	80	58	36	mA maximum
LFCSP ( $\theta_{JA} = 30.4^\circ\text{C/W}$ )	147	103	70	mA maximum
$V_{DD} = +20\text{ V}, V_{SS} = -20\text{ V}$				
TSSOP ( $\theta_{JA} = 112.6^\circ\text{C/W}$ )	85	63	39	mA maximum
LFCSP ( $\theta_{JA} = 30.4^\circ\text{C/W}$ )	156	109	74	mA maximum
$V_{DD} = 12\text{ V}, V_{SS} = 0\text{ V}$				
TSSOP ( $\theta_{JA} = 112.6^\circ\text{C/W}$ )	63	45	28	mA maximum
LFCSP ( $\theta_{JA} = 30.4^\circ\text{C/W}$ )	116	84	53	mA maximum
$V_{DD} = 36\text{ V}, V_{SS} = 0\text{ V}$				
TSSOP ( $\theta_{JA} = 112.6^\circ\text{C/W}$ )	83	60	37	mA maximum
LFCSP ( $\theta_{JA} = 30.4^\circ\text{C/W}$ )	151	107	72	mA maximum

**Table 6. ADG5434**

<b>Parameter</b>	<b>25°C</b>	<b>85°C</b>	<b>125°C</b>	<b>Unit</b>
<b>CONTINUOUS CURRENT, Sx OR Dx</b>				
$V_{DD} = +15\text{ V}, V_{SS} = -15\text{ V}$				
TSSOP ( $\theta_{JA} = 112.6^\circ\text{C/W}$ )	70	51	31	mA maximum
LFCSP ( $\theta_{JA} = 30.4^\circ\text{C/W}$ )	117	76	49	mA maximum
$V_{DD} = +20\text{ V}, V_{SS} = -20\text{ V}$				
TSSOP ( $\theta_{JA} = 112.6^\circ\text{C/W}$ )	74	54	33	mA maximum
LFCSP ( $\theta_{JA} = 30.4^\circ\text{C/W}$ )	123	79	50	mA maximum
$V_{DD} = 12\text{ V}, V_{SS} = 0\text{ V}$				
TSSOP ( $\theta_{JA} = 112.6^\circ\text{C/W}$ )	54	39	23	mA maximum
LFCSP ( $\theta_{JA} = 30.4^\circ\text{C/W}$ )	94	64	44	mA maximum
$V_{DD} = 36\text{ V}, V_{SS} = 0\text{ V}$				
TSSOP ( $\theta_{JA} = 112.6^\circ\text{C/W}$ )	73	53	32	mA maximum
LFCSP ( $\theta_{JA} = 30.4^\circ\text{C/W}$ )	120	78	50	mA maximum

## ABSOLUTE MAXIMUM RATINGS

$T_A = 25^\circ\text{C}$ , unless otherwise noted.

Table 7.

Parameter	Rating
$V_{DD}$ to $V_{SS}$	48 V
$V_{DD}$ to GND	-0.3 V to +48 V
$V_{SS}$ to GND	+0.3 V to -48 V
Analog Inputs <sup>1</sup>	$V_{SS} - 0.3\text{ V}$ to $V_{DD} + 0.3\text{ V}$ or 30 mA, whichever occurs first
Digital Inputs <sup>1</sup>	$V_{SS} - 0.3\text{ V}$ to $V_{DD} + 0.3\text{ V}$ or 30 mA, whichever occurs first
Peak Current, Sx or Dx Pins	
ADG5433	280 mA (pulsed at 1 ms, 10% duty cycle maximum)
ADG5434	240 mA (pulsed at 1 ms, 10% duty cycle maximum)
Continuous Current, Sx or Dx <sup>2</sup>	Data + 15%
Temperature Range	
Operating	-40°C to +125°C
Storage	-65°C to +150°C
Junction Temperature	150°C
Thermal Impedance, $\theta_{JA}$	
16-Lead TSSOP (4-Layer Board)	112.6°C/W
20-Lead TSSOP (4-Layer Board)	143°C/W
16-Lead LFCSP (4-Layer Board)	30.4°C/W
Reflow Soldering Peak Temperature, Pb Free	260(+0/-5)°C

<sup>1</sup> Overvoltages at the INx, Sx, and Dx pins are clamped by internal diodes. Limit current to the maximum ratings given.

<sup>2</sup> See Table 5 and Table 6.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Only one absolute maximum rating can be applied at any one time.

### ESD CAUTION



#### ESD (electrostatic discharge) sensitive device.

Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS





Figure 3. ADG5433 TSSOP Pin Configuration



NOTES  
1. EXPOSED PAD IS TIED TO SUBSTRATE, VSS.

Figure 4. ADG5433 LFCSP\_WQ Pin Configuration

Table 8. ADG5433 Pin Function Descriptions

Pin No.		Mnemonic	Description
TSSOP	LFCSP_WQ		
1	15	V <sub>DD</sub>	Most Positive Power Supply Potential.
2	16	S1A	Source Terminal 1A. This pin can be an input or an output.
3	1	D1	Drain Terminal 1. This pin can be an input or an output.
4	2	S1B	Source Terminal 1B. This pin can be an input or an output.
5	3	S2B	Source Terminal 2B. This pin can be an input or an output.
6	4	D2	Drain Terminal 2. This pin can be an input or an output.
7	5	S2A	Source Terminal 2A. This pin can be an input or an output.
8	6	IN2	Logic Control Input 2.
9	7	IN3	Logic Control Input 3.
10	8	S3A	Source Terminal 3A. This pin can be an input or an output.
11	9	D3	Drain Terminal 3. This pin can be an input or an output.
12	10	S3B	Source Terminal 3B. This pin can be an input or an output.
13	11	V <sub>SS</sub>	Most Negative Power Supply Potential. In single-supply applications, this pin can be connected to ground.
14	12	$\overline{\text{EN}}$	Active Low Digital Input. When high, the device is disabled and all switches are off. When low, IN <sub>x</sub> logic inputs determine the on switches.
15	13	IN1	Logic Control Input 1.
16	14	GND	Ground (0 V) Reference.
	EP	Exposed Pad	The exposed pad is connected internally. For increased reliability of the solder joints and maximum thermal capability, it is recommended that the pad be soldered to the substrate, V <sub>SS</sub> .

Table 9. ADG5433 Truth Table

$\overline{\text{EN}}$	IN <sub>x</sub>	S <sub>x</sub> A	S <sub>x</sub> B
1	X	Off	Off
0	0	Off	On
0	1	On	Off





Figure 5. ADG5434 TSSOP Pin Configuration



NOTES  
 1. THE EXPOSED PAD IS CONNECTED INTERNALLY. FOR INCREASED RELIABILITY OF THE SOLDER JOINTS AND MAXIMUM THERMAL CAPABILITY, IT IS RECOMMENDED THAT THE PAD BE SOLDERED TO THE SUBSTRATE, V<sub>SS</sub>.

Figure 6. ADG5434 LFCSP\_WQ Pin Configuration

Table 10. ADG5434 Pin Function Descriptions

Pin No.		Mnemonic	Description
TSSOP	LFCSP_WQ		
1	19	IN1	Logic Control Input 1.
2	20	S1A	Source Terminal 1A. This pin can be an input or an output.
3	1	D1	Drain Terminal 1. This pin can be an input or an output.
4	2	S1B	Source Terminal 1B. This pin can be an input or an output.
5	3	V <sub>SS</sub>	Most Negative Power Supply Potential. In single-supply applications, this pin can be connected to ground.
6	4	GND	Ground (0 V) Reference.
7	5	S2B	Source Terminal 2B. This pin can be an input or an output.
8	6	D2	Drain Terminal 2. This pin can be an input or an output.
9	7	S2A	Source Terminal 2A. This pin can be an input or an output.
10	8	IN2	Logic Control Input 2.
11	9	IN3	Logic Control Input 3.
12	10	S3A	Source Terminal 3A. This pin can be an input or an output.
13	11	D3	Drain Terminal 3. This pin can be an input or an output.
14	12	S3B	Source Terminal 3B. This pin can be an input or an output.
15	N/A	NC	No Connect.
16	13	V <sub>DD</sub>	Most Positive Power Supply Potential.
17	14	S4B	Source Terminal 4B. This pin can be an input or an output.
18	15	D4	Drain Terminal 4. This pin can be an input or an output.
19	16	S4A	Source Terminal 4A. This pin can be an input or an output.
20	17	IN4	Logic Control Input 4.
N/A	18	EN	Active Low Digital Input. When high, the device is disabled and all switches are off. When low, IN <sub>x</sub> logic inputs determine the on switches.
N/A	EP	Exposed Pad	The exposed pad is connected internally. For increased reliability of the solder joints and maximum thermal capability, it is recommended that the pad be soldered to the substrate, V <sub>SS</sub> .

Table 11. ADG5434 Truth Table

IN <sub>x</sub>	S <sub>x</sub> A	S <sub>x</sub> B
0	Off	On
1	On	Off

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 7. On Resistance as a Function of  $V_S, V_D$  (Dual Supply)




Figure 10. On Resistance as a Function of  $V_S, V_D$  (Single Supply)




Figure 8. On Resistance as a Function of  $V_S, V_D$  (Dual Supply)




Figure 11. On Resistance as a Function of  $V_S (V_D)$  for Different Temperatures,  $\pm 15$  V Dual Supply




Figure 9. On Resistance as a Function of  $V_S, V_D$  (Single Supply)




Figure 12. On Resistance as a Function of  $V_S (V_D)$  for Different Temperatures,  $\pm 20$  V Dual Supply




Figure 13. On Resistance as a Function of  $V_S$  ( $V_D$ ) for Different Temperatures, 12 V Single Supply




Figure 16. Leakage Currents as a Function of Temperature,  $\pm 20$  V Dual Supply




Figure 14. On Resistance as a Function of  $V_S$  ( $V_D$ ) for Different Temperatures, 36 V Single Supply




Figure 17. Leakage Currents as a Function of Temperature, 12 V Single Supply




Figure 15. Leakage Currents as a Function of Temperature,  $\pm 15$  V Dual Supply




Figure 18. Leakage Currents as a Function of Temperature, 36 V Single Supply




Figure 19. Off Isolation vs. Frequency

09207-036




Figure 22. ACPSRR vs. Frequency

09207-037




Figure 20. Crosstalk vs. Frequency

09207-039




Figure 23. THD + N vs. Frequency

09207-038




Figure 21. Charge Injection vs. Source Voltage

09207-033




Figure 24. Bandwidth

09207-035




Figure 25.  $t_{\text{TRANSITION}}$  Times vs. Temperature

092207-034

TEST CIRCUITS




Figure 26. On and Off Leakage






Figure 27. On Resistance



CHANNEL-TO-CHANNEL CROSSTALK =  $20 \log \frac{V_{OUT}}{V_S}$

Figure 28. Channel-to-Channel Crosstalk



OFF ISOLATION =  $20 \log \frac{V_{OUT}}{V_S}$

Figure 29. Off Isolation





Figure 30. THD + Noise



INSERTION LOSS =  $20 \log \frac{V_{OUT \text{ WITH SWITCH}}}{V_{OUT \text{ WITHOUT SWITCH}}}$

Figure 31. Bandwidth




Figure 32. Switching Timing




Figure 33. Break-Before-Make Delay,  $t_D$




Figure 34. Enable Delay,  $t_{ON}(\overline{EN})$ ,  $t_{OFF}(\overline{EN})$




Figure 35. Charge Injection

## TERMINOLOGY

### $I_{DD}$

$I_{DD}$  represents the positive supply current.

### $I_{SS}$

$I_{SS}$  represents the negative supply current.

### $V_D, V_S$

$V_D$  and  $V_S$  represent the analog voltage on Terminal D and Terminal S, respectively.

### $R_{ON}$

$R_{ON}$  is the ohmic resistance between Terminal D and Terminal S.

### $\Delta R_{ON}$

$\Delta R_{ON}$  represents the difference between the  $R_{ON}$  of any two channels.

### $R_{FLAT(ON)}$

The difference between the maximum and minimum value of on resistance as measured over the specified analog signal range is represented by  $R_{FLAT(ON)}$ .

### $I_S$ (Off)

$I_S$  (Off) is the source leakage current with the switch off.

### $I_D$ (Off)

$I_D$  (Off) is the drain leakage current with the switch off.

### $I_D$ (On), $I_S$ (On)

$I_D$  (On) and  $I_S$  (On) represent the channel leakage currents with the switch on.

### $V_{INL}$

$V_{INL}$  is the maximum input voltage for Logic 0.

### $V_{INH}$

$V_{INH}$  is the minimum input voltage for Logic 1.

### $I_{INL}, I_{INH}$

$I_{INL}$  and  $I_{INH}$  represent the low and high input currents of the digital inputs.

### $C_D$ (Off)

$C_D$  (Off) represents the off switch drain capacitance, which is measured with reference to ground.

### $C_S$ (Off)

$C_S$  (Off) represents the off switch source capacitance, which is measured with reference to ground.

### $C_D$ (On), $C_S$ (On)

$C_D$  (On) and  $C_S$  (On) represent on switch capacitances, which are measured with reference to ground.

### $C_{IN}$

$C_{IN}$  represents digital input capacitance.

### $t_{ON}(\overline{EN})$

$t_{ON}(\overline{EN})$  represents the delay time between the 50% and 90% points of the digital input and switch on condition.

### $t_{OFF}(\overline{EN})$

$t_{OFF}(\overline{EN})$  represents the delay time between the 50% and 90% points of the digital input and switch off condition.

### $t_{TRANSITION}$

Delay time between the 50% and 90% points of the digital inputs and the switch on condition when switching from one address state to another.

### $t_D$

$t_D$  represents the off time measured between the 80% point of both switches when switching from one address state to another.

### Off Isolation

Off isolation is a measure of unwanted signal coupling through an off channel.

### Charge Injection

Charge injection is a measure of the glitch impulse transferred from the digital input to the analog output during switching.

### Crosstalk

Crosstalk is a measure of unwanted signal that is coupled through from one channel to another as a result of parasitic capacitance.

### Bandwidth

Bandwidth is the frequency at which the output is attenuated by 3 dB.

### On Response

On response is the frequency response of the on switch.

### Total Harmonic Distortion + Noise (THD + N)

The ratio of the harmonic amplitude plus noise of the signal to the fundamental is represented by THD + N.

### AC Power Supply Rejection Ratio (ACPSRR)

ACPSRR is a measure of the ability of a part to avoid coupling noise and spurious signals that appear on the supply voltage pin to the output of the switch. The dc voltage on the device is modulated by a sine wave of 0.62 V p-p. The ratio of the amplitude of signal on the output to the amplitude of the modulation is the ACPSRR.

## TRENCH ISOLATION

In the ADG5433/ADG5434, an insulating oxide layer (trench) is placed between the NMOS and the PMOS transistors of each CMOS switch. Parasitic junctions, which occur between the transistors in junction isolated switches, are eliminated, and the result is a completely latch-up proof switch.

In junction isolation, the N and P wells of the PMOS and NMOS transistors form a diode that is reverse-biased under normal operation. However, during overvoltage conditions, this diode can become forward-biased. A silicon controlled rectifier (SCR) type circuit is formed by the two transistors causing a significant amplification of the current that, in turn, leads to latch-up. With trench isolation, this diode is removed, and the result is a latch-up proof switch.





Figure 36. Trench Isolation

## **APPLICATIONS INFORMATION**

The ADG54xx family of switches and multiplexers provide a robust solution for instrumentation, industrial, aerospace and other harsh environments that are prone to latch-up, which is an undesirable high current state that can lead to device failure and persists until the power supply is turned off. The ADG5433/ADG5434 high voltage switches allow single-supply

operation from 9 V to 40 V and dual supply operation from  $\pm 9$  V to  $\pm 22$  V. The ADG5433/ADG5434 (as well as other select devices within this family) achieve 8 kV human body model ESD ratings, which provide a robust solution eliminating the need for separate protect circuitry designs in some applications.


OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-153-AB

Figure 37. 16-Lead Thin Shrink Small Outline Package [TSOP] (RU-16)

Dimensions shown in millimeters




COMPLIANT TO JEDEC STANDARDS MO-220-WGGC.

Figure 38. 16-Lead Lead Frame Chip Scale Package [LFCSP\_WQ] 4 mm × 4 mm Body, Very Very Thin Quad (CP-16-17)

Dimensions shown in millimeters


08-16-2010-C



COMPLIANT TO JEDEC STANDARDS MO-153-AC

Figure 39. 20-Lead Thin Shrink Small Outline Package [TSSOP] (RU-20)

Dimensions shown in millimeters



COMPLIANT TO JEDEC STANDARDS MO-220-WGGD.

Figure 40. 20-Lead Lead Frame Chip Scale Package [LFCSP\_WQ] 4 mm x 4 mm Body, Very Very Thin Quad (CP-20-8)

Dimensions shown in millimeters

**ORDERING GUIDE**

Model <sup>1</sup>	Temperature Range	Description	EN Pin	Package Option
ADG5433BRUZ	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	Yes	RU-16
ADG5433BRUZ-REEL7	-40°C to +125°C	16-Lead Thin Shrink Small Outline Package [TSSOP]	Yes	RU-16
ADG5433BCPZ-REEL7	-40°C to +125°C	16-Lead Lead Frame Chip Scale Package [LFCSP_WQ]	Yes	CP-16-17
ADG5434BRUZ	-40°C to +125°C	20-Lead Thin Shrink Small Outline Package [TSSOP]	No	RU-20
ADG5434BRUZ-REEL7	-40°C to +125°C	20-Lead Thin Shrink Small Outline Package [TSSOP]	No	RU-20
ADG5434BCPZ-REEL7	-40°C to +125°C	20-Lead Lead Frame Chip Scale Package [LFCSP_WQ]	Yes	CP-20-8

<sup>1</sup> Z = RoHS Compliant Part.

**NOTES**

**NOTES**

## Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

 [View ADG5434BRUZ on WIN SOURCE](#)

 [Analog Devices Inc. Information](#)

## Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management