

SN75ALS085 LAN ACCESS UNIT INTERFACE DUAL DRIVER/RECEIVER

SLLS054D – APRIL 1989 – REVISED OCTOBER 2001

description (continued)

The purpose of the loop functions is to provide a means by which system data-path verification can be done to isolate faulty interfaces and assist in network diagnosis. The LOOP pins are TTL compatible and must be held high for normal operation. When $\overline{\text{LOOP}}1$ is taken low, the output of driver 1 (TXO1) immediately goes into the idle state. Also, the input to receiver 1 is ignored, and a path from a transmit input (TXI1) to RXO1 is established. When $\overline{\text{LOOP}}1$ is taken back high, driver 1 and receiver 1 revert back to their normal operation. When $\overline{\text{LOOP}}2$ is taken low, a similar data path is established between TXI1 and RXO2. TXEN1 must be high for the loop functions to operate, and TXEN1 can be used to gate the loop function if desired. During loop operation, the respective RXEN reflects the status of TXEN1.

The SN75ALS085 is characterized for operation from 0°C to 70°C.

AVAILABLE OPTIONS

T _A	PACKAGED DEVICES	
	PLASTIC SMALL OUTLINE (DW)	PLASTIC DIP (NT)
0°C to 70°C	SN75ALS085DW	SN75ALS085NT

The DW package is available taped and reeled. Add the suffix R to device type (e.g., SN75ALS085DWR).

Function Tables

RECEIVER ($\overline{\text{LOOP}} = \text{H}$)

RXI	PREVIOUS RXEN	OUTPUTS	
		RXEN	RXO
V _{ID} = 1315 mV to -175 mV, t _w < 25 ns	L	L	H
V _{ID} = -275 mV to -1315 mV, t _w > 50 ns	X	H	L
V _{ID} = 318 mV to 1315 mV, t _w < 142 ns	H	H	H
V _{ID} = 318 mV to 1315 mV, t _w > 187 ns	X	L	H

H = high level, L = low level, X = don't care

DRIVER ($\overline{\text{LOOP}} = \text{H}$)

TXI	TXEN	PREVIOUS TXO	OUTPUT TXO
L	L	Idle	Idle
H	L	Idle	Idle
↓	H	Idle	L
L	H	Active	L
H < 260 μs	H	Active	H
H > 8 μs	H	Active	Idle
L	L > 8 μs	Active	Idle
H < 260 ns	L > 8 μs	Active	Idle
H < 260 ns	L < 260 ns	Active	H
H > 8 μs	L < 260 ns	Active	Idle
L	L < 260 ns	Active	L

H = V_I ≥ V_T max, L = V_I ≤ V_T min



SN75ALS085
LAN ACCESS UNIT INTERFACE DUAL DRIVER/RECEIVER

SLLS054D – APRIL 1989 – REVISED OCTOBER 2001

Function Tables (continued)


LOOP										
INPUTS						OUTPUTS				
LOOP1	LOOP2	TXI1	TXEN1	RXI1	RXI2	RXO1	RXO2	RXEN1	RXEN2	TXO1
L	L	L	H	X	X	L	L	H	H	Idle
L	L	H	H	X	X	H	H	H	H	Idle
L	L	X	L	X	X	H	H	L	L	Idle
L	H	L	H	X	Normal	L	Normal	H	Normal	Idle
L	H	H	H	X	Normal	H	Normal	H	Normal	Idle
L	H	X	L	X	Normal	H	Normal	L	Normal	Idle
H	L	L	H	Normal	X	Normal	L	Normal	H	Idle
H	L	H	H	Normal	X	Normal	H	Normal	H	Idle
H	L	X	L	Normal	X	Normal	H	Normal	L	Idle
H	H	Normal	Normal	Normal	Normal	Normal	Normal	Normal	Normal	Normal

H = high level, L = low level, X = don't care


SN75ALS085 LAN ACCESS UNIT INTERFACE DUAL DRIVER/RECEIVER

SLLS054D – APRIL 1989 – REVISED OCTOBER 2001

logic diagram (positive logic)



schematics of inputs and outputs



SN75ALS085

LAN ACCESS UNIT INTERFACE DUAL DRIVER/RECEIVER

SLLS054D – APRIL 1989 – REVISED OCTOBER 2001

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V_{CC} (see Note 1)	6 V
TXI and \overline{LOOP} input voltage, V_I	5.5 V
TXO and \overline{TXO} output voltage, V_O	16 V
RXI and \overline{RXI} input voltage, V_I	16 V
RXO and RXEN output voltage, V_O	5.5 V
Package thermal impedance, θ_{JA} (see Notes 2 and 3): DW package	46°C/W
(see Notes 2 and 4): NT package	67°C/W
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C
Storage temperature range, T_{stg}	-65 to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. Voltage values are with respect to network ground terminal.
 2. Maximum power dissipation is a function of $T_J(\max)$, θ_{JA} , and T_A . The maximum allowable power dissipation at any allowable ambient temperature is $P_D = (T_J(\max) - T_A)/\theta_{JA}$. Operating at the absolute maximum T_J of 150°C can affect reliability.
 3. The package thermal impedance is calculated in accordance with JESD 51-7.
 4. The package thermal impedance is calculated in accordance with JESD 51-3.

recommended operating conditions

	MIN	NOM	MAX	UNIT
V_{CC} Supply voltage	4.75	5	5.25	V
V_{IC} Common-mode voltage at RXI inputs	1		4.2	V
V_{ID} Differential voltage between RXI inputs	±318		±1315	mV
V_{IH} High-level input voltage, \overline{LOOP} and TXEN	2			V
V_{IL} Low-level input voltage, \overline{LOOP} and TXEN			0.8	V
I_{OH} High-level output current, RXO and RXEN			-0.4	mA
I_{OL} Low-level output voltage, RXO and RXEN			16	mA
t_{su1} Setup time, driver mode, TXEN high before TXI↓ (see Figure 7)	10			ns
t_{su2} Setup time, loop mode, \overline{LOOP} low before TXEN↑ (see Figure 9)	15			ns
t_{su3} Setup time, loop mode, TXEN high before TXI↓ (see Figure 9)	10			ns
t_{h1} Hold time, loop mode, TXEN high after TXI↑ (see Figure 8)	10			ns
t_{h2} Hold time, loop mode, \overline{LOOP} low after TXEN↓ (see Figure 8)	15			ns
T_A Operating free-air temperature	0		70	°C



SN75ALS085

LAN ACCESS UNIT INTERFACE DUAL DRIVER/RECEIVER

SLLS054D – APRIL 1989 – REVISED OCTOBER 2001

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	MAX	UNIT	
V_{IK}	Clamp voltage at all inputs	$I_I = -18 \text{ mA}$			-1.5	V	
$V_{(TO)}$	Driver input (TXI) threshold voltage	$T_A = 0^\circ\text{C}$	$V_{CC} = 4.75 \text{ V}$	3.202	3.752	V	
			$V_{CC} = 5 \text{ V}$	3.389	3.998		
			$V_{CC} = 5.25 \text{ V}$	3.577	4.244		
		$T_A = 25^\circ\text{C}$	$V_{CC} = 4.75 \text{ V}$	3.213	3.797		
			$V_{CC} = 5 \text{ V}$	3.400	4.043		
			$V_{CC} = 5.25 \text{ V}$	3.588	4.289		
		$T_A = 70^\circ\text{C}$	$V_{CC} = 4.75 \text{ V}$	3.239	3.849		
			$V_{CC} = 5 \text{ V}$	3.426	4.095		
			$V_{CC} = 5.25 \text{ V}$	3.614	4.341		
Receiver differential input threshold voltage					-275	mV	
V_{OC}	Driver output (TXO) common-mode voltage	Idle	TXEN at 0.8 V, LOOP2 at 2 V, LOOP1 at 2 V, See Figure 1	1	4.2	V	
		Active	TXEN at 2 V, LOOP2 at 2 V, See Figure 1	1	4.2		
		Active	TXEN at 2 V, LOOP2 at 2 V, See Figure 1	1	4.2		
V_{OD}	Driver output (TXO) differential voltage	Idle	TXEN at 0.8 V, LOOP2 at 2 V, LOOP1 at 2 V, See Figure 1		± 40	mV	
		Active	TXEN at 2 V, LOOP2 at 2 V, See Figure 1	-600	1315		
		Active	TXEN at 2 V, LOOP2 at 2 V, See Figure 1	600	1315		
V_{OH}	High-level output voltage	RXO, RXEN	$I_{OH} = -0.4 \text{ mA}$	2.4		V	
V_{OL}	Low-level output voltage	RXO, RXEN	$I_{OL} = 16 \text{ mA}$		0.5	V	
I_{IH}	High-level input current	TXEN, LOOP	$V_I = 2 \text{ V}$		20	μA	
		TXI	$V_I = 4.5 \text{ V}$		400		
		RXI, RXI	$V_{ID} = -0.5 \text{ V},$ $V_{IC} = 1 \text{ V to } 4.2 \text{ V}$		1000		
I_{IL}	Low-level input current	TXEN, LOOP	$V_I = 0.8 \text{ V}$		-200	μA	
		TXI	$V_I = 3.1 \text{ V}$		100		
			$V_I = 0.3 \text{ V}$		4		10
		RXI, RXI	$V_{ID} = 0.5 \text{ V},$ $V_{IC} = 1 \text{ V to } 4.2 \text{ V}$		1000		
I_{OD}	Driver differential output current	Idle	TXEN at 0.8 V, LOOP2 at 2 V, LOOP1 at 2 V, See Figure 2		± 4	mA	
I_{OS}	Short-circuit output current [†]	RXO, RXEN	V_O at 0 V, RXI at 2 V	RXI at 3 V,	-40	-150	mA
I_{CC}	Supply current		LOOP2 at 2 V, TXI at 4.5 V,	TXEN at 2 V, Outputs open		225	mA

[†] Not more than one output should be shorted at a time, and the duration of the test should not exceed 1 second.



SN75ALS085

LAN ACCESS UNIT INTERFACE DUAL DRIVER/RECEIVER

SLLS054D – APRIL 1989 – REVISED OCTOBER 2001

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (continued)

PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
Driver fault condition current [‡]	TXO shorted to $\overline{\text{TXO}}$, Current measured in short		150	mA
	TXO at 0 V, $\overline{\text{TXO}}$ is open, Current measured at TXO		150	
	TXO is open, $\overline{\text{TXO}}$ at 0, Current measured at $\overline{\text{TXO}}$		150	
	TXO at 0 V, $\overline{\text{TXO}}$ at 0 V, Current measured at TXO and $\overline{\text{TXO}}$		150	
	TXO at 16 V, $\overline{\text{TXO}}$ is open, Current measured at TXO		150	
	TXO is open, $\overline{\text{TXO}}$ at 16 V, Current measured at TXO		150	
	TXO at 16 V, $\overline{\text{TXO}}$ at 16 V, Current measured at TXO and $\overline{\text{TXO}}$		150	
Receiver fault condition current [‡]	RXI shorted to $\overline{\text{RXI}}$, Current measured in short		10	mA
	RXI at 0 V, $\overline{\text{RXI}}$ is open, Current measured at RXI		3	
	RXI is open, $\overline{\text{RXI}}$ at 0 V, Current measured at RXI		3	
	RXI at 0 V, $\overline{\text{RXI}}$ at 0 V, Current measured at RXI and $\overline{\text{RXI}}$		3	
	RXI at 16 V, $\overline{\text{RXI}}$ at open, Current measured at RXI		10	
	RXI at open, $\overline{\text{RXI}}$ at 16 V, Current measured at $\overline{\text{RXI}}$		10	
	RXI at 16 V, $\overline{\text{RXI}}$ at 16 V, Current measured at RXI and $\overline{\text{RXI}}$		10	

[‡] Fault conditions should be measured on only one channel at a time.

switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

driver

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	MAX	UNIT
t _{PLH}	TXI	TXO, $\overline{\text{TXO}}$	TXEN at 2 V, See Figure 3		15	ns
t _{PHL}	TXI	TXO, $\overline{\text{TXO}}$	TXEN at 2 V, See Figure 3		15	ns
t _{PIL}	TXI	TXO, $\overline{\text{TXO}}$	TXEN at 2 V, See Figure 4		25	ns
t _{PIL}	TXEN	TXO, $\overline{\text{TXO}}$	TXI at 3.2 V, See Figure 5		25	ns
t _w		TXO, $\overline{\text{TXO}}$	TXEN at 2 V, See Figure 6	260	8000	ns
V _{OD(U)}	TXI	TXO, $\overline{\text{TXO}}$	TXEN at 2 V, See Figure 6		-100	mV
t _{sk}	TXI	TXO, $\overline{\text{TXO}}$	TXEN at 2 V, See Figure 3		±3	ns
t _r			TXEN at 2 V, See Figure 3	1	5	ns
t _f			TXEN at 2 V, See Figure 3	1	5	ns



SN75ALS085

LAN ACCESS UNIT INTERFACE DUAL DRIVER/RECEIVER

SLLS054D – APRIL 1989 – REVISED OCTOBER 2001

receiver

PARAMETER		FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high level output	$\overline{\text{RXI}}$, RXI	R XO	V _{IC} = 1 V to 4.2 V, See Figure 10		15	ns
t _{PHL}	Propagation delay time, high-to-low level output	$\overline{\text{RXI}}$, RXI	R XO	V _{IC} = 1 V to 4.2 V, See Figure 10		15	ns
t _{PLH}	Start-up delay time, low-to-high level output	$\overline{\text{RXI}}$, RXI	R XEN	V _{IC} = 1 V to 4.2 V, V _{ID} = -500 mV, See Figure 12		55	ns
t _{PHL}	Shutdown delay time, high-to-low level output	$\overline{\text{RXI}}$, RXI	R XEN	V _{IC} = 1 V to 4.2 V, V _{ID} = 500 mV, See Figure 12	142	181	ns
t _{sk}	Receiver caused signal skew (t _{PLH} - t _{PHL})	$\overline{\text{RXI}}$, RXI	R XO	V _{IC} = 1 V to 4.2 V, V _{ID} = 500 mV, See Figure 10		±3	ns
t _w	Pulse duration at $\overline{\text{RXI}}$ and RXI (to not activate squelch)			V _{IC} = 1 V to 4.2 V, V _{ID} = -175 mV, See Figure 11	25		ns
t _w	Pulse duration at $\overline{\text{RXI}}$ and RXI (to activate squelch)			V _{IC} = 1 V to 4.2 V, V _{ID} = -275 mV, See Figure 11		50	ns
t _{r1}	Rise time, R XO			V _{IC} = 1 V to 4.2 V, V _{ID} = ±500 mV, See Figure 10	1	8	ns
t _{r2}	Rise time, R XEN			V _{IC} = 1 V to 4.2 V, V _{ID} = ±500 mV, See Figure 12	1	8	ns
t _{f1}	Fall time, R XO			V _{IC} = 1 V to 4.2 V, V _{ID} = ±500 mV, See Figure 10	1	8	ns
t _{f2}	Fall time, R XEN			V _{IC} = 2.5 V, V _{ID} = ±500 V, See Figure 12	1	8	ns
t _v	R XO valid after R XEN high			See Figure 10	-10	15	ns

loop

PARAMETER		FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	MAX	UNIT
t _{PLH}	Propagation delay time, low-to-high level output	TXI	R XO	$\overline{\text{LOOP}}$ at 0.8 V, TXEN at 2 V, See Figure 13		30	ns
t _{PHL}	Propagation delay time, high-to-low level output	TXI	R XO	$\overline{\text{LOOP}}$ at 0.8 V, TXEN at 2 V, See Figure 13		30	ns
t _{PLH}	Propagation delay time, low-to-high level output	TXEN	R XEN	$\overline{\text{LOOP}}$ at 0.8 V, See Figure 14		50	ns
t _{PHL}	Propagation delay time, high-to-low level output	TXEN	R XEN	$\overline{\text{LOOP}}$ at 0.8 V, See Figure 14		50	ns

SN75ALS085 LAN ACCESS UNIT INTERFACE DUAL DRIVER/RECEIVER

SLLS054D – APRIL 1989 – REVISED OCTOBER 2001

PARAMETER MEASUREMENT INFORMATION




Figure 1. Driver Test Circuit






Figure 2. Driver Test Circuit



TEST CIRCUIT



VOLTAGE WAVEFORMS


† Transformer specifications:

Turns ratio	1:1
Magnetizing inductance	26 to 30 μ H
Winding resistance	0.6 Ω Max
Rise time 10% to 90%	5 ns Max
Interwinding capacitance	25 pF
Leakage inductance	0.25 μ H Max
Inductive Q	1250 Min

Figure 3. Test Circuit and Voltage Waveforms




PARAMETER MEASUREMENT INFORMATION



TEST CIRCUIT


† See Figure 3



VOLTAGE WAVEFORMS


NOTE A: Input $t_r \leq 5$ ns; $t_f \leq 5$ ns

Figure 4. Test Circuit and Voltage Waveforms



TEST CIRCUIT

† See Figure 3




VOLTAGE WAVEFORMS

Figure 5. Test Circuit and Voltage Waveforms

SN75ALS085 LAN ACCESS UNIT INTERFACE DUAL DRIVER/RECEIVER

SLLS054D – APRIL 1989 – REVISED OCTOBER 2001

PARAMETER MEASUREMENT INFORMATION



† See Figure 3






Figure 6. Test Circuit and Voltage Waveforms




NOTE A: Input $t_r \leq 5$ ns; $t_f \leq 5$ ns




NOTE A: Input $t_r \leq 5$ ns; $t_f \leq 5$ ns

PARAMETER MEASUREMENT INFORMATION




NOTE A: Input $t_r \leq 5$ ns; $t_f \leq 5$ ns

Figure 9



TEST CIRCUIT



VOLTAGE WAVEFORMS

NOTE A: Input $t_r \leq 5$ ns; $t_f \leq 5$ ns

Figure 10. Test Circuit and Voltage Waveforms

SN75ALS085 LAN ACCESS UNIT INTERFACE DUAL DRIVER/RECEIVER

SLLS054D – APRIL 1989 – REVISED OCTOBER 2001

PARAMETER MEASUREMENT INFORMATION




Figure 11. Test Circuit and Voltage Waveforms






Figure 12. Test Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION



NOTE A: Input $t_r \leq 5$ ns; $t_f \leq 5$ ns

Figure 13



NOTE A: Input $t_r \leq 5$ ns; $t_f \leq 5$ ns

Figure 14

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN75ALS085DW	NRND	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS085	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (<http://www.ti.com/sc/docs/stdterms.htm>) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.

Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

 [View SN75ALS085NT on WIN SOURCE](#)

 [Texas Instruments](#) Information

Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management