



**THE DATASHEET OF  
MC74LVX4052DR2G**



# MC74LVX4052

## Analog Multiplexer/ Demultiplexer High-Performance Silicon-Gate CMOS

The MC74LVX4052 utilizes silicon-gate CMOS technology to achieve fast propagation delays, low ON resistances, and low OFF leakage currents. This analog multiplexer/demultiplexer controls analog voltages that may vary across the complete power supply range (from  $V_{CC}$  to  $V_{EE}$ ).

The LVX4052 is similar in pinout to the high-speed HC4052A and the metal-gate MC14052B. The Channel-Select inputs determine which one of the Analog Inputs/Outputs is to be connected, by means of an analog switch, to the Common Output/Input. When the Enable pin is HIGH, all analog switches are turned off.

The Channel-Select and Enable inputs are compatible with standard CMOS outputs; with pull-up resistors, they are compatible with LSTTL outputs.

This device has been designed so the ON resistance ( $R_{ON}$ ) is more linear over input voltage than the  $R_{ON}$  of metal-gate CMOS analog switches and High-Speed CMOS analog switches.

### Features

- Fast Switching and Propagation Speeds
- Low Crosstalk Between Switches
- Analog Power Supply Range ( $V_{CC} - V_{EE}$ ) = -3.0 V to +3.0 V
- Digital (Control) Power Supply Range ( $V_{CC} - GND$ ) = 2.5 to 6.0 V
- Improved Linearity and Lower ON Resistance Than Metal-Gate, HSL, or VHC Counterparts
- Low Noise
- Designed to Operate on a Single Supply with  $V_{EE} = GND$ , or Using Split Supplies up to  $\pm 3.0$  V
- Break-Before-Make Circuitry
- These Devices are Pb-Free and are RoHS Compliant

### FUNCTION TABLE


Control Inputs			ON Channels	
Enable	Select			
	B	A	Y0	X0
L	L	L	Y0	X0
L	L	H	Y1	X1
L	H	L	Y2	X2
L	H	H	Y3	X3
H	X	X	NONE	

X = Don't Care



ON Semiconductor®

<http://onsemi.com>




SOIC-16  
D SUFFIX  
CASE 751B




TSSOP-16  
DT SUFFIX  
CASE 948F


### PIN ASSIGNMENT



### MARKING DIAGRAMS



SOIC-16



TSSOP-16


LVX4052 = Specific Device Code  
 A = Assembly Location  
 WL, L = Wafer Lot  
 Y = Year  
 WW, W = Work Week  
 G or ■ = Pb-Free Package

(Note: Microdot may be in either location)

### ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 12 of this data sheet.

# MC74LVX4052



NOTE: This device allows independent control of each switch.  
Channel-Select Input A controls the X-Switch, Input B controls the Y-Switch.

**Figure 1. Logic Diagram**  
**Double-Pole, 4-Position Plus Common Off**

## MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
$V_{EE}$	Negative DC Supply Voltage (Referenced to GND)	-7.0 to +0.5	V
$V_{CC}$	Positive DC Supply Voltage (Referenced to GND) (Referenced to $V_{EE}$ )	-0.5 to +7.0 -0.5 to +7.0	V
$V_{IS}$	Analog Input Voltage	$V_{EE} - 0.5$ to $V_{CC} + 0.5$	V
$V_{IN}$	Digital Input Voltage (Referenced to GND)	-0.5 to 7.0	V
I	DC Current, Into or Out of Any Pin	$\pm 20$	mA
$T_{STG}$	Storage Temperature Range	-65 to +150	$^{\circ}C$
$T_L$	Lead Temperature, 1 mm from Case for 10 Seconds	260	$^{\circ}C$
$T_J$	Junction Temperature under Bias	+150	$^{\circ}C$
$\theta_{JA}$	Thermal Resistance	SOIC 143 TSSOP 164	$^{\circ}C/W$
$P_D$	Power Dissipation in Still Air,	SOIC 500 TSSOP 450	mW
MSL	Moisture Sensitivity	Level 1	
$F_R$	Flammability Rating Oxygen Index: 30% - 35%	UL 94-V0 @ 0.125 in	
$V_{ESD}$	ESD Withstand Voltage	Human Body Model (Note 1) > 2000 Machine Model (Note 2) > 200 Charged Device Model (Note 3) > 1000	V
$I_{LATCHUP}$	Latchup Performance Above $V_{CC}$ and Below GND at 125 $^{\circ}C$ (Note 4)	$\pm 300$	mA

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. Tested to EIA/JESD22-A114-A.
2. Tested to EIA/JESD22-A115-A.
3. Tested to JESD22-C101-A.
4. Tested to EIA/JESD78.

# MC74LVX4052

## RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit
$V_{EE}$	Negative DC Supply Voltage (Referenced to GND)	- 6.0	GND	V
$V_{CC}$	Positive DC Supply Voltage (Referenced to GND) (Referenced to $V_{EE}$ )	2.5 2.5	6.0 6.0	V
$V_{IS}$	Analog Input Voltage	$V_{EE}$	$V_{CC}$	V
$V_{IN}$	Digital Input Voltage (Note 5) (Referenced to GND)	0	6.0	V
$T_A$	Operating Temperature Range, All Package Types	- 55	125	°C
$t_r, t_f$	Input Rise/Fall Time (Channel Select or Enable Inputs) $V_{CC} = 3.0\text{ V} \pm 0.3\text{ V}$ $V_{CC} = 5.0\text{ V} \pm 0.5\text{ V}$	0 0	100 20	ns/V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

5. Unused inputs may not be left open. All inputs must be tied to a high-logic voltage level or a low-logic input voltage level.

## DEVICE JUNCTION TEMPERATURE VERSUS TIME TO 0.1% BOND FAILURES

Junction Temperature °C	Time, Hours	Time, Years
80	1,032,200	117.8
90	419,300	47.9
100	178,700	20.4
110	79,600	9.4
120	37,000	4.2
130	17,800	2.0
140	8,900	1.0




Figure 2. Failure Rate vs. Time Junction Temperature

## DC CHARACTERISTICS – Digital Section (Voltages Referenced to GND)

Symbol	Parameter	Condition	$V_{CC}$ V	Guaranteed Limit			Unit
				- 55 to 25°C	≤ 85°C	≤ 125°C	
$V_{IH}$	Minimum High-Level Input Voltage, Channel-Select or Enable Inputs		2.5	1.90	1.90	1.90	V
			3.0	2.10	2.10	2.10	
			4.5	3.15	3.15	3.15	
			6.0	4.2	4.2	4.2	
$V_{IL}$	Maximum Low-Level Input Voltage, Channel-Select or Enable Inputs		2.5	0.6	0.6	0.6	V
			3.0	0.9	0.9	0.9	
			4.5	1.35	1.35	1.35	
			6.0	1.8	1.8	1.8	
$I_{IN}$	Maximum Input Leakage Current, Channel-Select or Enable Inputs	$V_{IN} = 6.0$ or GND	0 V to 6.0 V	± 0.1	± 1.0	± 1.0	μA
$I_{CC}$	Maximum Quiescent Supply Current (per Package)	Channel Select, Enable and $V_{IS} = V_{CC}$ or GND	6.0	4.0	40	80	μA

# MC74LVX4052

## DC ELECTRICAL CHARACTERISTICS – Analog Section

Symbol	Parameter	Test Conditions	V <sub>CC</sub> V	V <sub>EE</sub> V	Guaranteed Limit			Unit
					–55 to 25°C	≤ 85°C	≤ 125°C	
R <sub>ON</sub>	Maximum “ON” Resistance	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> V <sub>IS</sub> = ½ (V <sub>CC</sub> – V <sub>EE</sub> )  I <sub>S</sub>   = 2.0 mA (Figure 3)	3.0	0	86	108	120	Ω
			4.5	0	37	46	55	
			3.0	–3.0	26	33	37	
ΔR <sub>ON</sub>	Maximum Difference in “ON” Resistance Between Any Two Channels in the Same Package	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> V <sub>IS</sub> = ½ (V <sub>CC</sub> – V <sub>EE</sub> )  I <sub>S</sub>   = 2.0 mA	3.0	0	15	20	20	Ω
			4.5	0	13	18	18	
			3.0	–3.0	10	15	15	
I <sub>off</sub>	Maximum Off–Channel Leakage Current, Any One Channel	V <sub>in</sub> = V <sub>IL</sub> or V <sub>IH</sub> ; V <sub>IO</sub> = V <sub>CC</sub> or GND; Switch Off (Figure 3)	5.5 +3.0	0 –3.0	0.1 0.1	0.5 0.5	1.0 1.0	μA
	Maximum Off–Channel Leakage Current, Common Channel	V <sub>in</sub> = V <sub>IL</sub> or V <sub>IH</sub> ; V <sub>IO</sub> = V <sub>CC</sub> or GND; Switch Off (Figure 4)	5.5 +3.0	0 –3.0	0.2 0.2	2.0 2.0	4.0 4.0	
I <sub>on</sub>	Maximum On–Channel Leakage Current, Channel–to–Channel	V <sub>in</sub> = V <sub>IL</sub> or V <sub>IH</sub> ; Switch–to–Switch = V <sub>CC</sub> or GND; (Figure 5)	5.5 +3.0	0 –3.0	0.2 0.2	2.0 2.0	4.0 4.0	μA

## AC CHARACTERISTICS (Input t<sub>r</sub> = t<sub>f</sub> = 3 ns)

Symbol	Parameter	Test Conditions	V <sub>CC</sub> V	V <sub>EE</sub> V	Guaranteed Limit				Unit
					–55 to 25°C		≤ 85°C	≤ 125°C	
					Min	Typ*			
t <sub>BBM</sub>	Minimum Break–Before–Make Time	V <sub>IN</sub> = V <sub>IL</sub> or V <sub>IH</sub> V <sub>IS</sub> = V <sub>CC</sub> R <sub>L</sub> = 300 Ω, C <sub>L</sub> = 35 pF (Figures 11 and 12)	3.0	0.0	1.0	6.5	–	–	ns
			4.5	0.0	1.0	5.0	–	–	
			3.0	–3.0	1.0	3.5	–	–	

\*Typical Characteristics are at 25°C.

## AC CHARACTERISTICS (C<sub>L</sub> = 50 pF, Input t<sub>r</sub> = t<sub>f</sub> = 3 ns)

Symbol	Parameter	V <sub>CC</sub> V	V <sub>EE</sub> V	Guaranteed Limit						Unit	
				–55 to 25°C			≤ 85°C		≤ 125°C		
				Min	Typ	Max	Min	Max	Min		Max
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, Channel–Select to Analog Output (Figures 15 and 16)	2.5	0			40		45		50	ns
		3.0	0			28		30		35	
		4.5	0			23		25		30	
		3.0	–3.0			23		25		28	
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Maximum Propagation Delay, Enable to Analog Output (Figures 13 and 14)	2.5	0			40		45		50	ns
		3.0	0			28		30		35	
		4.5	0			23		25		30	
		3.0	–3.0			23		25		28	
t <sub>PZL</sub> , t <sub>PZH</sub>	Maximum Propagation Delay, Enable to Analog Output (Figures 13 and 14)	2.5	0			40		45		50	ns
		3.0	0			28		30		35	
		4.5	0			23		25		30	
		3.0	–3.0			23		25		28	
C <sub>PD</sub>	Power Dissipation Capacitance (Figure 17) (Note 6)	Typical @ 25°C, V <sub>CC</sub> = 5.0 V, V <sub>EE</sub> = 0 V						pF			
		45									
C <sub>IN</sub>	Maximum Input Capacitance, Channel–Select or Enable Inputs	10						pF			
C <sub>I/O</sub>	Maximum Capacitance (All Switches Off)	Analog I/O		10				pF			
		Common O/I		10							
		Feedthrough		1.0							

6. Used to determine the no–load dynamic power consumption: P<sub>D</sub> = C<sub>PD</sub> V<sub>CC</sub><sup>2</sup>f + I<sub>CC</sub> V<sub>CC</sub>.

# MC74LVX4052

## ADDITIONAL APPLICATION CHARACTERISTICS (GND = 0 V)

Symbol	Parameter	Condition	V <sub>CC</sub> V	V <sub>EE</sub> V	Typ	Unit
					25°C	
BW	Maximum On-Channel Bandwidth or Minimum Frequency Response	V <sub>IS</sub> = ½ (V <sub>CC</sub> - V <sub>EE</sub> ) Ref and Test Attn = 10 dB Source Amplitude = 0 dB (Figure 6)	3.0	0.0	80	MHz
			4.5	0.0	80	
			6.0	0.0	80	
			3.0	-3.0	80	
V <sub>ISO</sub>	Off-Channel Feedthrough Isolation	f = 1 MHz; V <sub>IS</sub> = ½ (V <sub>CC</sub> - V <sub>EE</sub> ) Adjust Network Analyzer output to 10 dBm on each output from the power splitter (Figures 7 and 8)	3.0	0.0	-70	dB
			4.5	0.0	-70	
			6.0	0.0	-70	
			3.0	-3.0	-70	
V <sub>ONL</sub>	Maximum Feedthrough On Loss	V <sub>IS</sub> = ½ (V <sub>CC</sub> - V <sub>EE</sub> ) Adjust Network Analyzer output to 10 dBm on each output from the power splitter (Figure 10)	3.0	0.0	-2	dB
			4.5	0.0	-2	
			6.0	0.0	-2	
			3.0	-3.0	-2	
Q	Charge Injection	V <sub>IN</sub> = V <sub>CC</sub> to V <sub>EE</sub> , f <sub>IS</sub> = 1 kHz, t <sub>r</sub> = t <sub>f</sub> = 3 ns R <sub>IS</sub> = 0 Ω, C <sub>L</sub> = 1000 pF, Q = C <sub>L</sub> * ΔV <sub>OUT</sub> (Figure 9)	5.0	0.0	9.0	pC
			3.0	-3.0	12	
THD	Total Harmonic Distortion THD + Noise	f <sub>IS</sub> = 1 MHz, R <sub>L</sub> = 10 KΩ, C <sub>L</sub> = 50 pF, V <sub>IS</sub> = 5.0 V <sub>PP</sub> sine wave V <sub>IS</sub> = 6.0 V <sub>PP</sub> sine wave (Figure 18)	6.0	0.0	0.10	%
			3.0	-3.0	0.05	




Figure 3. On Resistance, Test Set-Up

# MC74LVX4052




Figure 4. Maximum Off Channel Leakage Current, Any One Channel, Test Set-Up




Figure 5. Maximum On Channel Leakage Current, Channel to Channel, Test Set-Up





Figure 6. Maximum On Channel Bandwidth, Test Set-Up


# MC74LVX4052



Config = Network  
 Format = T/R (dB)  
 CAL = Trans Cal  
 Display = Rectan X - A + B  
 Scale Ref = Auto Scale  
 View = Off, Off, Off  
 Trig = Cont Mode  
 Source Amplitude = + 13 dB  
 Reference Attenuation = 20 dB  
 Test Attenuation = 0 dB

$$V_{ISO}(dB) = 20 \log (V_{T1}/V_{R1})$$

**Figure 7. Maximum Off Channel Feedthrough Isolation, Test Set-Up**




Config = Network  
 Format = T/R (dB)  
 CAL = Trans Cal  
 Display = Rectan X - A + B  
 Scale Ref = Auto Scale  
 View = Off, Off, Off  
 Trig = Cont Mode  
 Source Amplitude = + 13 dB  
 Reference Attenuation = 20 dB  
 Test Attenuation = 0 dB


$$V_{ISOC}(dB) = 20 \log (V_{T1}/V_{R1})$$

**Figure 8. Maximum Common-Channel Feedthrough Isolation, Test Set-Up**


# MC74LVX4052



\*Includes all probe and jig capacitance.



**Figure 9. Charge Injection, Test Set-Up**



**Figure 10. Maximum On Channel Feedthrough On Loss, Test Set-Up**




Figure 11. Break-Before-Make, Test Set-Up




Figure 12. Break-Before-Make Time





Figure 13. Propagation Delays, Channel Select to Analog Out



\*Includes all probe and jig capacitance.

Figure 14. Propagation Delay, Test Set-Up Channel Select to Analog Out




Figure 15. Propagation Delays, Enable to Analog Out




Figure 16. Propagation Delay, Test Set-Up Enable to Analog Out



APPLICATIONS INFORMATION

The Channel Select and Enable control pins should be at  $V_{CC}$  or GND logic levels.  $V_{CC}$  being recognized as a logic high and GND being recognized as a logic low. In this example:

$$V_{CC} = +5 \text{ V} = \text{logic high}$$

$$GND = 0 \text{ V} = \text{logic low}$$

The maximum analog voltage swing is determined by the supply voltages  $V_{CC}$  and  $V_{EE}$ . The positive peak analog voltage should not exceed  $V_{CC}$ . Similarly, the negative peak analog voltage should not go below  $V_{EE}$ . In this example, the difference between  $V_{CC}$  and  $V_{EE}$  is 5.0 volts. Therefore, using the configuration of Figure 20, a maximum analog signal of 5.0 volts peak-to-peak can be controlled. Unused analog inputs/outputs may be left floating (i.e., not connected). However, tying unused analog inputs and

outputs to  $V_{CC}$  or GND through a low value resistor helps minimize crosstalk and feedthrough noise that may be picked up by an unused switch.

Although used here, balanced supplies are not a requirement. The only constraints on the power supplies are that:

$$V_{EE} - GND = 0 \text{ to } -6 \text{ volts}$$

$$V_{CC} - GND = 2.5 \text{ to } 6 \text{ volts}$$

$$V_{CC} - V_{EE} = 2.5 \text{ to } 6 \text{ volts}$$

$$\text{and } V_{EE} \leq GND$$

When voltage transients above  $V_{CC}$  and/or below  $V_{EE}$  are anticipated on the analog channels, external Germanium or Schottky diodes ( $D_x$ ) are recommended as shown in Figure 21. These diodes should be able to absorb the maximum anticipated current surges during clipping.




Figure 19. Application Example




Figure 20. Application Example




Figure 21. External Germanium or Schottky Clipping Diodes

# MC74LVX4052




Figure 22. Function Diagram, LVX4052

## ORDERING INFORMATION


Device	Package	Shipping†
MC74LVX4052DG	SOIC-16 (Pb-Free)	48 Units / Rail
MC74LVX4052DR2G	SOIC-16 (Pb-Free)	2500 Tape & Reel
MC74LVX4052DTG	TSSOP-16 (Pb-Free)	96 Units / Rail
MC74LVX4052DTR2G	TSSOP-16 (Pb-Free)	2500 Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

# MC74LVX4052

## PACKAGE DIMENSIONS

TSSOP-16  
CASE 948F  
ISSUE B




NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.90	5.10	0.193	0.200
B	4.30	4.50	0.169	0.177
C	---	1.20	---	0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65 BSC		0.026 BSC	
H	0.18	0.28	0.007	0.011
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40 BSC		0.252 BSC	
M	0°	8°	0°	8°

### SOLDERING FOOTPRINT\*




\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

# MC74LVX4052

## PACKAGE DIMENSIONS

SOIC-16  
CASE 751B-05  
ISSUE K




### NOTES:


1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	9.80	10.00	0.386	0.393
B	3.80	4.00	0.150	0.157
C	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27 BSC		0.050 BSC	
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
M	0°	7°	0°	7°
P	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019

### SOLDERING FOOTPRINT\*



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the  are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor  
P.O. Box 5163, Denver, Colorado 80217 USA  
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada  
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada  
Email: [orderlit@onsemi.com](mailto:orderlit@onsemi.com)

N. American Technical Support: 800-282-9855 Toll Free  
USA/Canada  
Europe, Middle East and Africa Technical Support:  
Phone: 421 33 790 2910  
Japan Customer Focus Center  
Phone: 81-3-5817-1050

ON Semiconductor Website: [www.onsemi.com](http://www.onsemi.com)

Order Literature: <http://www.onsemi.com/orderlit>

For additional information, please contact your local Sales Representative

## Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

 [View MC74LVX4052DR2G on WIN SOURCE](#)

 [ON Semiconductor](#) Information

## Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management