



**THE DATASHEET OF
MAX98357AEWL+T**



Click [here](#) for production status of specific part numbers.

MAX98357A/ MAX98357B

Tiny, Low-Cost, PCM Class D Amplifier with Class AB Performance

General Description

The MAX98357A/MAX98357B is an easy-to-use, low-cost, digital pulse-code modulation (PCM) input Class D amplifier that provides industry-leading Class AB audio performance with Class D efficiency. The digital audio interface automatically recognizes up to 35 different PCM and TDM clocking schemes which eliminates the need for I²C programming. Operation is further simplified by eliminating the need for an external MCLK signal that is typically used for PCM communication. Simply supply power, LRCLK, BCLK, and digital audio to generate audio! Furthermore, a novel pinout allows customers to use the cost-effective WLP package with no need for expensive vias (refer to [Application Note 6643: Optimize Cost, Size, and Performance with MAX98357 WLP](#) for more information).

The digital audio interface is highly flexible with the MAX98357A supporting I²S data and the MAX98357B supporting left-justified data. Both ICs support 8 channel time division multiplexed (TDM) data. The digital audio interface accepts specified sample rates between 8kHz and 96kHz for all supported data formats. The ICs can be configured to produce a left channel, right channel, or (left/2 + right/2) output from the stereo input data. The ICs operate using 16/24/32-bit data for I²S and left-justified modes as well as 16-bit or 32-bit data using TDM mode. The ICs eliminate the need for the external MCLK signal that is typically used for PCM communication. This reduces EMI and possible board coupling issues in addition to reducing the size and pin count of the ICs.

The ICs also feature a very high wideband jitter tolerance (12ns typ) on BCLK and LRCLK to provide robust operation.

Active emissions-limiting, edge-rate limiting, and overshoot control circuitry greatly reduce EMI. A filterless spread-spectrum modulation scheme eliminates the need for output filtering found in traditional Class D devices and reduces the component count of the solution.

The ICs are available in 9-pin WLP (1.345mm x 1.435mm x 0.64mm) and 16-pin TQFN (3mm x 3mm x 0.75mm) packages and are specified over the -40°C to +85°C temperature range.

[Ordering Information](#) appears at end of data sheet.

[Functional Diagram](#) appears at end of data sheet.

Features

- Single-Supply Operation (2.5V to 5.5V)
- 3.2W Output Power into 4Ω at 5V
- 2.4mA Quiescent Current
- 92% Efficiency ($R_L = 8\Omega$, $P_{OUT} = 1W$)
- 22.8μV_{RMS} Output Noise ($A_V = 15dB$)
- Low 0.013% THD+N at 1kHz
- No MCLK Required
- Sample Rates of 8kHz to 96kHz
- Supports Left, Right, or (Left/2 + Right/2) Output
- Sophisticated Edge Rate Control Enables Filterless Class D Outputs
- 77dB PSRR at 1kHz
- Low RF Susceptibility Rejects TDMA Noise from GSM Radios
- Extensive Click-and-Pop Reduction Circuitry
- Robust Short-Circuit and Thermal Protection
- Available in Space-Saving Packages: 1.345mm x 1.435mm WLP (0.4mm Pitch) and 3mm x 3mm TQFN
- Solution Size with Single Bypass Capacitor is 4.32mm²

Applications

- Single Li-ion Cell/5V Devices
- Smart Speakers
- Notebook Computers
- IoT Devices
- Gaming Devices (Audio and Haptics)
- Smartphones
- Tablets
- Cameras

Simplified Block Diagram




TABLE OF CONTENTS

General Description	1
Features	1
Applications	1
Simplified Block Diagram	1
Absolute Maximum Ratings	4
Package Thermal Characteristics	4
Electrical Characteristics	4
Typical Operating Characteristics	9
Pin Configurations	15
Pin Description	15
Detailed Description	16
Digital Audio Interface Modes	16
MCLK Elimination	16
BCLK Jitter Tolerance	16
BCLK Polarity	16
LRCLK Polarity	16
Standby Mode	16
DAC Digital Filters	17
$\overline{\text{SD_MODE}}$ and Shutdown Operation	17
Startup	18
I ² S and Left Justified Mode	19
TDM Mode	19
Class D Speaker Amplifier	28
Ultra-Low EMI Filterless Output Stage	28
Speaker Current Limit	28
Gain Selection	28
Click-and-Pop Suppression	28
Applications Information	29
Filterless Class D Operation	33
Power-Supply Input	33
Layout and Grounding	33
Functional Diagram	33
WLP Applications Information	34
Ordering Information	34
Package Information	35
Revision History	38

LIST OF FIGURES

Figure 1. I ² S Audio Interface Timing Diagram (MAX98357A)	8
Figure 2. Left-Justified Audio Interface Timing Diagram (MAX98357B)	8
Figure 3. TDM Audio Interface Timing Diagram	8
Figure 4. $\overline{\text{SDMODE}}$ Resistor Connected Using Open-Drain Driver	18
Figure 5. $\overline{\text{SDMODE}}$ Resistor Connected Using Push-Pull Driver	18
Figure 6. Required startup sequence when using BCLK = 256kHz	19
Figure 7. MAX98357A I ² S Digital Audio Interface Timing, 16-Bit Resolution	20
Figure 8. MAX98357A I ² S Digital Audio Interface Timing, 32-Bit Resolution	21
Figure 9. MAX98357B Left-Justified Digital Audio Interface Timing, 16-Bit Resolution	22
Figure 10. MAX98357B Left-Justified Digital Audio Interface Timing, 32-Bit Resolution	23
Figure 11. MAX98357A TDM 16-Bit DAI Timing	24
Figure 12. MAX98357A TDM 32-Bit DAI Timing	25
Figure 13. MAX98357B TDM 16-Bit DAI Timing	26
Figure 14. MAX98357B TDM 32-Bit DAI Timing	27
Figure 15. EMI with 12in of Speaker Cable and No Output Filtering	28
Figure 16. Left-Channel PCM Operation with 6dB Gain	29
Figure 17. Left-Channel PCM Operation with 12dB Gain	29
Figure 18. Right-Channel PCM Operation with 6dB Gain	30
Figure 19. (Left/2 + Right/2) PCM Operation with 6dB Gain	30
Figure 20. Stereo PCM Operation Using Two ICs	31
Figure 21. Channel TDM Operation (Gain Fixed at 12dB)	32
Figure 22. WLP Pin Connect for set 12dB Gain Without Via	34
Figure 23. Example Layout Configured for Left-Channel Audio and Gain of 12dB	34
Figure 24. MAX98357A/MAX98357B WLP Ball Dimensions	34

LIST OF TABLES

Table 1. RMS Jitter Tolerance	16
Table 2. BCLK Polarity	16
Table 3. LRCLK Polarity	16
Table 4. Digital Filter Settings	17
Table 5. $\overline{\text{SDMODE}}$ Control	17
Table 6. Examples of $\overline{\text{SDMODE}}$ Pullup Resistor Values	17
Table 7. TDM Mode Channel Selection	20
Table 8. Gain Selection	28

Absolute Maximum Ratings

V_{DD} , LRCLK, BCLK, and DIN to GND.....-0.3V to +6V
 All Other Pins to GND -0.3V to ($V_{DD} + 0.3V$)
 Continuous Current In/Out of V_{DD} /GND/OUT_..... $\pm 1.6A$
 Continuous Input Current (all other pins)..... $\pm 20mA$
 Duration of OUT_ Short Circuit to GND or V_{DD}Continuous
 Duration of OUTP Short to OUTN.....Continuous

Continuous Power Dissipation ($T_A = +70^\circ C$)
 WLP (derate 13.7mW/ $^\circ C$ above $+70^\circ C$).....1096mW
 TQFN (derate 20.8mW/ $^\circ C$ above $+70^\circ C$).....1666mW
 Junction Temperature..... $+150^\circ C$
 Operating Temperature Range..... $-40^\circ C$ to $+85^\circ C$
 Storage Temperature Range..... $-65^\circ C$ to $+150^\circ C$
 Soldering Temperature (reflow)..... $+260^\circ C$
 Lead Temperature (soldering, 10s, TQFN) $+300^\circ C$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Package Thermal Characteristics (Note 1)

WLP

Junction-to-Ambient Thermal Resistance (θ_{JA}) $73^\circ C/W$
 Junction-to-Case Thermal Resistance (θ_{JC})..... $50^\circ C/W$

TQFN

Junction-to-Ambient Thermal Resistance (θ_{JA}) $48^\circ C/W$
 Junction-to-Case Thermal Resistance (θ_{JC})..... $7^\circ C/W$

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

Electrical Characteristics

($V_{DD} = 5V$, $V_{GND} = 0V$, GAIN_SLOT = V_{DD} . BCLK = 3.072MHz, LRCLK = 48kHz, speaker loads (Z_{SPK}) connected between OUTP and OUTN, $Z_{SPK} = \infty$, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^\circ C$.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage Range	V_{DD}	Guaranteed by PSSR test	2.5		5.5	V
Undervoltage Lockout	UVLO		1.5	1.8	2.3	V
Quiescent Current	I_{DD}	$T_A = +25^\circ C$		2.75	3.35	mA
		$T_A = +25^\circ C$, $V_{DD} = 3.7V$		2.4	2.85	
Shutdown Current	I_{SHDN}	$\overline{SD_MODE} = 0V$, $T_A = +25^\circ C$		0.6	2	μA
Standby Current	I_{STNDBY}	$\overline{SD_MODE} = 1.8V$, no BCLK, $T_A = +25^\circ C$		340	400	μA
Turn-On Time	t_{ON}			7	7.5	ms
Output Offset Voltage	V_{OS}	$T_A = +25^\circ C$, gain = 15dB		± 0.3	± 2.5	mV
Click-and-Pop Level	K_{CP}	Peak voltage, $T_A = +25^\circ C$, A-weighted, 32 samples per second (Note 3)	Into shutdown		-72	dBV
		Out of shutdown			-66	
Power-Supply Rejection Ratio	PSRR	$V_{DD} = 2.5V$ to $5.5V$, $T_A = +25^\circ C$		60	75	dB
		$T_A = +25^\circ C$ (Notes 3, 4)	$f = 217Hz$, 200mV _{P-P} ripple		77	
			$f = 10kHz$, 200mV _{P-P} ripple		60	

Electrical Characteristics (continued)

($V_{DD} = 5V$, $V_{GND} = 0V$, $GAIN_SLOT = V_{DD}$. BCLK = 3.072MHz, LRCLK = 48kHz, speaker loads (Z_{SPK}) connected between OUTP and OUTN, $Z_{SPK} = \infty$, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Output Power (Note 3)	P_{OUT}	THD+N 10%, gain = 12dB	$Z_{SPK} = 4\Omega + 33\mu H$	3.2		W
			$Z_{SPK} = 8\Omega + 68\mu H$	1.8		
			$Z_{SPK} = 8\Omega + 68\mu H$, $V_{DD} = 3.7V$	0.93		
		THD+N = 1%, gain = 12dB	$Z_{SPK} = 4\Omega + 33\mu H$	2.5		
			$Z_{SPK} = 8\Omega + 68\mu H$	1.4		
			$Z_{SPK} = 8\Omega + 68\mu H$, $V_{DD} = 3.7V$	0.77		
Total Harmonic Distortion + Noise	THD+N	f = 1kHz, $P_{OUT} = 1W$, $T_A = +25^{\circ}C$, $Z_{SPK} = 4\Omega + 33\mu H$, WLP		0.02	0.06	%
		f = 1kHz, $P_{OUT} = 1W$, $T_A = +25^{\circ}C$, $Z_{SPK} = 4\Omega + 33\mu H$, TQFN		0.02		
		f = 1kHz, $P_{OUT} = 0.5W$, $T_A = +25^{\circ}C$, $Z_{SPK} = 8\Omega + 68\mu H$		0.013		
Dynamic Range	DR	A-weighted, $Z_{SPK} = 8\Omega + 33\mu H$, $V_{RMS} = 3.40V$, 24- or 32-bit data		103.5		dB
Output Noise	V_N	A-weighted, 24- or 32-bit data (Note 4)		22.8		μV_{RMS}
Gain (Relative to a 2.1dBV Reference Level)	A_V	GAIN_SLOT = GND through 100k Ω	14.4	15	15.6	dB
		GAIN_SLOT = GND	11.4	12	12.6	
		GAIN_SLOT = unconnected	8.4	9	9.6	
		GAIN_SLOT = V_{DD}	5.4	6	6.6	
		GAIN_SLOT = V_{DD} through 100k Ω	2.4	3	3.6	
Current Limit	I_{LIM}			2.8		A
Efficiency	ϵ	$Z_{SPK} = 8\Omega + 68\mu H$, THD+N = 10%, f = 1kHz, gain = 12dB		92		%
DAC Gain Error				1		%
Frequency Response			-0.2		+0.2	dB
Class D Switching Frequency	f_{OSC}			300		kHz
Spread-Spectrum Bandwidth				± 20		kHz
DAC DIGITAL FILTERS						
VOICE MODE IIR LOWPASS FILTER (LRCLK < 30kHz)						
Passband Cutoff	f_{PLP}	Ripple limit cutoff	0.443 $\times f_S$			Hz
		-3dB cutoff	0.446 $\times f_S$			
Stopband Cutoff	f_{SLP}		0.464 $\times f_S$			Hz
Stopband Attenuation		f > f_{SLP}	75			dB

Electrical Characteristics (continued)

($V_{DD} = 5V$, $V_{GND} = 0V$, $GAIN_SLOT = V_{DD}$. $BCLK = 3.072MHz$, $LRCLK = 48kHz$, speaker loads (Z_{SPK}) connected between $OUTP$ and $OUTN$, $Z_{SPK} = \infty$, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
AUDIO MODE FIR LOWPASS FILTER (30kHz < LRCLK < 50kHz)						
Passband Cutoff	f_{PLP}	Ripple limit cutoff	0.43 $\times f_S$			Hz
		-3dB cutoff	0.47 $\times f_S$			
		-6.02dB cutoff	0.5 $\times f_S$			
Stopband Cutoff	f_{SLP}			0.58 $\times f_S$		Hz
Stopband Attenuation		$f > f_{SLP}$	60			dB
AUDIO MODE FIR LOWPASS FILTER (LRCLK > 50kHz)						
Passband Cutoff	f_{PLP}	Ripple limit cutoff	0.24 $\times f_S$			Hz
		-3dB cutoff	0.31 $\times f_S$			
Stopband Cutoff	f_{SLP}			0.477 $\times f_S$		Hz
Stopband Attenuation		$f < f_{SLP}$	60			dB
DIGITAL AUDIO INTERFACE						
LRCLK Range 1	f_{S1}		7.6	8	8.4	kHz
LRCLK Range 2	f_{S2}		15.2	16	16.8	
LRCLK Range 3	f_{S3}		30.4	48	50.4	
LRCLK Range 4	f_{S4}		83.8	96	100.8	
Resolution		I ² S/left justified mode	16/24/32			Bits
		TDM mode	16/32			
BCLK Frequency Range	f_{BCLKH}	BCLK must be 32, 48, or 64X of LRCLK	0.2432		25.804	MHz
BCLK High Time	t_{BCLKH}		15			ns
BCLK Low Time	t_{BCLKL}		15			ns
Maximum Low Frequency BCLK and LRCLK Jitter		RMS jitter below 40kHz	0.5			ns
Maximum High Frequency BCLK and LRCLK Jitter		RMS jitter above 40kHz	12			
Input High Voltage	V_{IH}	Digital audio inputs	1.3			V

Electrical Characteristics (continued)

($V_{DD} = 5V$, $V_{GND} = 0V$, $GAIN_SLOT = V_{DD}$. BCLK = 3.072MHz, LRCLK = 48kHz, speaker loads (Z_{SPK}) connected between OUTP and OUTN, $Z_{SPK} = \infty$, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input Low Voltage	V_{IL}	Digital audio inputs			0.6	V
Input Leakage Current	I_{IH}, I_{IL}	$V_{IN} = 0V$, $V_{DD} = 5.5V$, $T_A = +25^{\circ}C$	-1		+1	μA
Input Capacitance	C_{IN}			3		pF
DIN to BCLK Setup Time	t_{SETUP}		10			ns
LRCLK to BCLK Setup Time	$t_{SYNCSET}$		10			ns
DIN to BCLK Hold Time	t_{HOLD}		10			ns
LRCLK to BCLK Hold Time	$t_{SYNCHOLD}$		10			ns
$\overline{SD_MODE}$ COMPARATOR TRIP POINTS						
B0		See $\overline{SD_MODE}$ and shutdown operation for details	0.08	0.16	0.355	V
B1			0.65	0.77	0.825	
B2			1.245	1.4	1.5	
$\overline{SD_MODE}$ Pulldown Resistor	R_{PD}		92	100	108	k Ω
GAIN COMPARATOR TRIP POINTS						
	V_GAIN_SLOT	$A_V = 3dB$ gain	0.65 x V_{DD}		0.85 x V_{DD}	V
		$A_V = 6dB$ gain	0.9 x V_{DD}		V_{DD}	
		$A_V = 9dB$ gain	0.4 x V_{DD}		0.6 x V_{DD}	
		$A_V = 12dB$ gain	0		0.1 x V_{DD}	
		$A_V = 15dB$ gain	0.15 x V_{DD}		0.35 x V_{DD}	

Note 2: 100% production tested at $T_A = +25^{\circ}C$. Specifications over temperature limits are guaranteed by design.

Note 3: Class D amplifier testing performed with a resistive load in series with an inductor to simulate an actual speaker load. For $R_L = 8\Omega$, $L_L = 68\mu H$. For $R_L = 4\Omega$, $L_L = 33\mu H$.

Note 4: Digital silence used for input signal.

Note 5: Dynamic range measured using the EIAJ method. -60dBFS 1kHz output signal, A-weighted, and normalized to 0dBFS. $f = 20Hz$ to 20kHz.




Figure 1. I²S Audio Interface Timing Diagram (MAX98357A)




Figure 2. Left-Justified Audio Interface Timing Diagram (MAX98357B)












Figure 3. TDM Audio Interface Timing Diagram










Typical Operating Characteristics

($V_{DD} = 5V$, $V_{GND} = 0V$, $GAIN_SLOT = GND (+12dB)$. $BCLK = 3.072MHz$, $LRCLK = 48kHz$, speaker loads (Z_{SPK}) connected between $OUTP$ and $OUTN$, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.)












Typical Operating Characteristics (continued)

($V_{DD} = 5V$, $V_{GND} = 0V$, $GAIN_SLOT = GND (+12dB)$, $BCLK = 3.072MHz$, $LRCLK = 48kHz$, speaker loads (Z_{SPK}) connected between $OUTP$ and $OUTN$, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^\circ C$.)












Typical Operating Characteristics (continued)

($V_{DD} = 5V$, $V_{GND} = 0V$, GAIN_SLOT = GND (+12dB). BCLK = 3.072MHz, LRCLK = 48kHz, speaker loads (Z_{SPK}) connected between OUTP and OUTN, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^\circ C$.)












Typical Operating Characteristics (continued)

($V_{DD} = 5V$, $V_{GND} = 0V$, $GAIN_SLOT = GND (+12dB)$). $BCLK = 3.072MHz$, $LRCLK = 48kHz$, speaker loads (Z_{SPK}) connected between $OUTP$ and $OUTN$, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.)












Typical Operating Characteristics (continued)

($V_{DD} = 5V$, $V_{GND} = 0V$, GAIN_SLOT = GND (+12dB). BCLK = 3.072MHz, LRCLK = 48kHz, speaker loads (Z_{SPK}) connected between OUTP and OUTN, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.)




Typical Operating Characteristics (continued)

($V_{DD} = 5V$, $V_{GND} = 0V$, $GAIN_SLOT = GND (+12dB)$). BCLK = 3.072MHz, LRCLK = 48kHz, speaker loads (Z_{SPK}) connected between OUTP and OUTN, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^\circ C$.)



Pin Configurations



Pin Description

PIN		NAME	FUNCTION
WLP	TQFN		
A1	4	$\overline{\text{SD_MODE}}$	Shutdown and Channel Select. Pull $\overline{\text{SD_MODE}}$ low to place the device in shutdown. In I ² S or LJ mode, $\overline{\text{SD_MODE}}$ selects the data channel (Table 5). In TDM mode, $\overline{\text{SD_MODE}}$ and GAIN_SLOT are both used for channel selection (Table 7).
A2	7, 8	V _{DD}	Power-Supply Input
A3	9	OUTP	Positive Speaker Amplifier Output
B1	1	DIN	Digital Input Signal
B2	2	GAIN_SLOT	Gain and Channel Selection. In I ² S and LJ mode determines amplifier output gain (Table 8). In TDM mode, used for channel selection with $\overline{\text{SD_MODE}}$ (Table 7). In TDM mode, gain is fixed at 12dB.
B3	10	OUTN	Negative Speaker Amplifier Output
C1	16	BCLK	Bit Clock Input
C2	3, 11, 15	GND	Ground
C3	14	LRCLK	Frame Clock. Left/right clock for I ² S and LJ mode. Sync clock for TDM mode.
—	5, 6, 12, 13	N.C.	No Connection
—	—	EP	Exposed Pad. The exposed pad is not internally connected. Connect the exposed page to a solid ground plane for thermal dissipation.

Detailed Description

The MAX98357A/MAX98357B are digital PCM input Class D power amplifiers. The MAX98357A accepts standard I²S data through DIN, BCLK, and LRCLK while the MAX98357B accepts left-justified data through the same inputs. Both versions also accept 16-bit or 32-bit TDM data with up to eight slots. The digital audio interface eliminates the need for an external MCLK signal that is typically required for I²S data transmission.

$\overline{\text{SD_MODE}}$ selects which data word is output by the amplifier and is used to put the ICs into shutdown. These devices offer five gain settings in I²S/left-justified mode and a fixed 12dB gain in TDM mode. Channel selection in TDM mode is set with the combination of $\overline{\text{SD_MODE}}$ and GAIN_SLOT (Table 7).

The MAX98357A/MAX98357B DAI includes a DC blocker with a -3dB cutoff at 3.7Hz.

The MAX98357A/MAX98357B feature low-quiescent current, comprehensive click-and-pop suppression, and excellent RF immunity. The ICs offer Class AB audio performance with Class D efficiency in a minimal board-space solution. The Class D amplifier features spread-spectrum modulation with edge-rate and overshoot control circuitry that offers significant improvements in switch-mode amplifier radiated emissions. The amplifier features click-and-pop suppression that reduces audible transients on startup and shutdown. The amplifier includes thermal-overload and short-circuit protection.

Digital Audio Interface Modes

The input stage of the digital audio interface is highly flexible, supporting 8kHz–96kHz sampling rates with 16/24/32-bit resolution for I²S/left justified data as well as up to a 8-slot, 16-bit or 32-bit time division multiplexed (TDM) format. When LRCLK has a 50% duty cycle the data format is determined by the part number selection (MAX98357A/MAX98357B). When a frame sync pulse is used for the LRCLK the data format is automatically configured in TDM mode. The frame sync pulse indicates the beginning of the first time slot.

MCLK Elimination

The ICs eliminate the need for the external MCLK signal that is typically used for PCM communication. This reduces EMI and possible board coupling issues in addition to reducing the size and pin-count of the ICs.

BCLK Jitter Tolerance

The ICs feature a BCLK jitter tolerance of 0.5ns for RMS jitter below 40kHz and 12ns for wideband RMS jitter while maintaining a dynamic range greater than 98dB (Table 1).

BCLK Polarity

When operating in I²S/left-justified mode, incoming serial data is always clocked-in on the rising edge of BCLK. In TDM mode, the MAX98357A clocks-in serial data on the rising edge of BCLK while the MAX98357B clocks in serial data on the falling edge of BCLK (Table 2).

LRCLK Polarity

LRCLK specifies whether left-channel data or right-channel data is currently being read by the digital audio interface. The MAX98357A indicates the left channel word when LRCLK is low, and the MAX98357B indicates the left channel word when LRCLK is high (Table 3).

LRCLK ONLY supports 8kHz, 16kHz, 32kHz, 44.1kHz, 48kHz, 88.2kHz and 96kHz frequencies. LRCLK clocks at 11.025kHz, 12kHz, 22.05kHz and 24kHz are **NOT** supported. Do not remove LRCLK while BCLK is present. Removing LRCLK while BCLK is present can cause unexpected output behavior including a large DC output voltage.

Standby Mode

The ICs automatically enter standby mode when BCLK is removed. If BCLK stops toggling, the ICs automatically

Table 1. RMS Jitter Tolerance

FREQUENCY	RMS JITTER TOLERANCE (ns)
< 40kHz	0.5
40kHz–BCLK	12

Table 2. BCLK Polarity

MODE	PART NUMBER	BCLK POLARITY
I ² S	MAX98357A	Rising edge
Left-justified	MAX98357B	Rising edge
TDM	MAX98357A	Rising edge
	MAX98357B	Falling edge

Table 3. LRCLK Polarity

PART NUMBER	LRCLK POLARITY (LEFT CHANNEL)
MAX98357A	Low
MAX98357B	High

enter standby mode. In standby mode, the Class D speaker is turned off and the outputs go into a high-impedance state, ensuring that unwanted current is not transferred to the load during this condition. Standby mode has reduced power consumption from normal operation (340µA), but does not reach as low as full shutdown (0.6µA). Standby mode can be used to reduce power consumption when no GPIO is available to pull $\overline{\text{SD_MODE}}$ low.

DAC Digital Filters

The DAC features a digital lowpass filter that is automatically configured for voice playback or music playback based on the sample rate that is used. This filter eliminates the effect of aliasing and any other high-frequency noise that might otherwise be present. Table 4 shows the digital filter settings that are automatically selected.

$\overline{\text{SD_MODE}}$ and Shutdown Operation

The ICs feature a low-power shutdown mode, drawing less than 0.6µA (typ) of supply current. During shutdown, all internal blocks are turned off, including setting the output stage to a high-impedance state. Drive $\overline{\text{SD_MODE}}$ low to put the ICs into shutdown.

The state of $\overline{\text{SD_MODE}}$ determines the audio channel that is sent to the amplifier output (Table 5).

Drive $\overline{\text{SD_MODE}}$ high to select the left word of the stereo input data. Drive $\overline{\text{SD_MODE}}$ high through a sufficiently small resistor to select the right word of the stereo input data. Drive $\overline{\text{SD_MODE}}$ high through a sufficiently large resistor to select both the left and right words of the stereo input data (left/2 + right/2). R_{LARGE} and R_{SMALL} are determined by the V_{DDIO} voltage (logic voltage from control interface) that is driving $\overline{\text{SD_MODE}}$ according to the following two equations:

$$R_{\text{SMALL}} (\text{k}\Omega) = 94.0 \times V_{\text{DDIO}} - 100$$

$$R_{\text{LARGE}} (\text{k}\Omega) = 222.2 \times V_{\text{DDIO}} - 100$$

When the devices are configured in left-channel mode ($\overline{\text{SD_MODE}}$ is directly driven to logic-high by the control interface), take care to avoid violating the Absolute Maximum Ratings limits for $\overline{\text{SD_MODE}}$. Ensuring that V_{DD} is always greater than V_{DDIO} is one way to prevent $\overline{\text{SD_MODE}}$ from violating the Absolute Maximum Ratings limits. If this is not possible in the application (e.g., if $V_{\text{DD}} < 3.0\text{V}$ and $V_{\text{DDIO}} = 3.3\text{V}$), then it is necessary to add a small resistance (~2kΩ) in series with $\overline{\text{SD_MODE}}$ to limit the current into the $\overline{\text{SD_MODE}}$ pin. This is not a concern when using the right channel or (left/2 + right/2) modes.

Figure 4 and Figure 5 show how to connect an external resistor to $\overline{\text{SD_MODE}}$ when using an open-drain driver or a push-pull driver.

Table 4. Digital Filter Settings

LRCLK FREQUENCY	-3dB CUTOFF FREQUENCY	RIPPLE LIMIT CUTOFF FREQUENCY	STOPBAND CUTOFF FREQUENCY	STOPBAND ATTENUATION (dB)
$f_{\text{LRCLK}} < 30\text{kHz}$	$0.446 \times f_{\text{LRCLK}}$	$0.443 \times f_{\text{LRCLK}}$	$0.464 \times f_{\text{LRCLK}}$	75
$30\text{kHz} < f_{\text{LRCLK}} < 50\text{kHz}$	$0.47 \times f_{\text{LRCLK}}$	$0.43 \times f_{\text{LRCLK}}$	$0.58 \times f_{\text{LRCLK}}$	60
$f_{\text{LRCLK}} > 50\text{kHz}$	$0.31 \times f_{\text{LRCLK}}$	$0.24 \times f_{\text{LRCLK}}$	$0.477 \times f_{\text{LRCLK}}$	60

Table 5. $\overline{\text{SD_MODE}}$ Control

$\overline{\text{SD_MODE}}$ STATUS		SELECTED CHANNEL
High	$V_{\overline{\text{SD_MODE}}} > \text{B2 trip point}$	Left
Pullup through R_{SMALL}	$\text{B2 trip point} > V_{\overline{\text{SD_MODE}}} > \text{B1 trip point}$	Right
Pullup through R_{LARGE}	$\text{B1 trip point} > V_{\overline{\text{SD_MODE}}} > \text{B0 trip point}$	(Left/2 + right/2)
Low	$\text{B0 trip point} > V_{\overline{\text{SD_MODE}}}$	Shutdown

Table 6. Examples of $\overline{\text{SD_MODE}}$ Pullup Resistor Values

LOGIC VOLTAGE LEVEL (V_{DDIO}) (V)	R_{SMALL} (kΩ)	R_{LARGE} (kΩ)
1.8	69.8	300
3.3	210.2	634




Figure 4. $\overline{SD_MODE}$ Resistor Connected Using Open-Drain Driver




Figure 5. $\overline{SD_MODE}$ Resistor Connected Using Push-Pull Driver

Startup

With the exception of BCLK = 256kHz, the only required sequence for startup is that LRCLK must start within 1/2 LRCLK period of BCLK starting.

When using a mode with BCLK = 256kHz, there are additional requirements for the part to power-up properly:

- 1) BCLK and LRCLK cannot be applied before the part is enabled.
- 2) BCLK and LRCLK must start from logic low and transition to logic high.
- 3) After V_{DD} is > 2.3V AND $\overline{SD_MODE}$ is high, there must be a 10 μ s wait time before starting BCLK and LRCLK.
- 4) LRCLK must start at least 1/2 BCLK after BCLK starts.
- 5) LRCLK must start no more than 1/2 LRCLK after BCLK starts.
- 6) LRCLK must complete a full cycle; no partial LRCLK cycles.
- 7) Once started, BCLK and LRCLK must remain switching at 256kHz and 8kHz, respectively, and cannot be interrupted during device operation. If BCLK and LRCLK need to be stopped, $\overline{SD_MODE}$ must first be set to 0V. Subsequent startups with BCLK = 256kHz and LRCLK = 8kHz need to follow the sequence described in steps 1-6.

Figure 6 shows an example where V_{DD} reaches UVLO maximum before $\overline{SD_MODE}$ is applied. In this example, the 10 μ s wait time starts after $\overline{SD_MODE}$ is applied.




Figure 6. Required startup sequence when using $BCLK = 256kHz$

I²S and Left Justified Mode

The MAX98357A follows standard I²S timing by allowing a delay of one BCLK cycle after the LRCLK transition before the beginning of a new data word (Figure 7 and Figure 8). The MAX98357B follows the left justified timing specification by aligning the LRCLK transitions with the beginning of a new data word (Figure 9 and Figure 10). LRCLK ONLY supports 8kHz, 16kHz, 32kHz, 44.1kHz, 48kHz, 88.2kHz, and 96kHz frequencies. LRCLK clocks at 11.025kHz, 12kHz, 22.05kHz and 24kHz are **NOT** supported. Do not remove LRCLK while BCLK is present. Removing LRCLK while BCLK is present can cause unexpected output behavior, including a large DC output voltage.

The digital audio interface output mode is chosen by the voltage at $\overline{SD_MODE}$. Table 5 shows how the available modes are selected. Trip point B0–B2 are shown the *Electrical Characteristics* in the $\overline{SD_MODE}$ Comparator Trip Points section. Values for $\overline{SD_MODE}$ pullup resistors

R_{SMALL} and R_{LARGE} are dependent on the voltage level of V_{DDIO} . See Table 6 for pullup resistor values.

TDM Mode

TDM mode is automatically detected by monitoring the short channel sync pulse on LRCLK. The frequency detector circuit detects the bit depth. In TDM mode, the MAX98357A/MAX98357B has a fixed gain of 12dB. GAIN_SLOT and $\overline{SD_MODE}$ are used to select to which of 8 channels of TDM data the parts respond. Table 7 shows the connections for GAIN_SLOT and $\overline{SD_MODE}$ for channel selection. The MAX98357A data is valid on the BCLK rising edge. The MAX98357B data is valid on the BCLK falling edge.

Figure 11, Figure 12, Figure 13, and Figure 14 show TDM operation, in which a frame-sync pulse is used for LRCLK. In TDM mode, there must be 128 (16-bit mode) or 256 (32-bit mode) BCLK cycles per frame. In TDM mode, the ICs only accept 16-bit or 32-bit formatted data and any of the 8 TDM slots can be selected.

Table 7. TDM Mode Channel Selection

SD_MODE	GAIN_SLOT	CHANNEL	BITS
Low	X	Off	N/A
V _{DD}	GND	0	16/32
V _{DD}	V _{DD} with 0Ω	1	16/32
V _{DD}	Float	2	16/32
V _{DD}	V _{DD} with 100kΩ	3	16/32
V _{DD}	GND with 100kΩ	4	16/32
V _{DD} through R _{LARGE}	GND	5	16/32
V _{DD} through R _{LARGE}	Float	6	16/32
V _{DD} through R _{LARGE}	V _{DD}	7	16/32




Figure 7. MAX98357A I²S Digital Audio Interface Timing, 16-Bit Resolution




Figure 8. MAX98357A I²S Digital Audio Interface Timing, 32-Bit Resolution




Figure 9. MAX98357B Left-Justified Digital Audio Interface Timing, 16-Bit Resolution




Figure 10. MAX98357B Left-Justified Digital Audio Interface Timing, 32-Bit Resolution




Figure 11. MAX98357A TDM 16-Bit DAI Timing




Figure 12. MAX98357A TDM 32-Bit DAI Timing




Figure 13. MAX98357B TDM 16-Bit DAI Timing




Figure 14. MAX98357B TDM 32-Bit DAI Timing

Class D Speaker Amplifier

The filterless Class D amplifier offers much higher efficiency than Class AB amplifiers. The high efficiency of a Class D amplifier is due to the switching operation of the output stage transistors. Any power loss associated with the Class D output stage is mostly due to the I²R loss of the MOSFET on-resistance and quiescent current overhead.

Ultra-Low EMI Filterless Output Stage

Traditional Class D amplifiers require the use of external LC filters, or shielding, to meet EN55022B electromagnetic-interference (EMI) regulation standards. Maxim’s active emissions-limiting edge-rate control circuitry and spread-spectrum modulation reduces EMI emissions while maintaining up to 92% efficiency.

Maxim’s spread-spectrum modulation mode flattens wide-band spectral components while proprietary techniques ensure that the cycle-to-cycle variation of the switching period does not degrade audio reproduction or efficiency. The ICs’ spread-spectrum modulator randomly varies the switching frequency by ±20kHz around the center frequency (300kHz). Above 10MHz, the wideband spectrum looks like noise for EMI purposes (Figure 15).

Speaker Current Limit

If the output current of the speaker amplifier exceeds the current limit (2.8A typ), the IC disables the outputs for approximately 100µs. At the end of the 100µs, the outputs are re-enabled. If the fault condition still exists, the IC continues to disable and reenables the outputs until the fault condition is removed.

Gain Selection

The ICs offer five programmable gain selections through a single gain input (GAIN_SLOT) in I²S/left justified mode. Gain is referenced to the full-scale output of the DAC, which is 2.1dBV (Table 8). In TDM mode, the gain is automatically set at a fixed 12dB. Assuming that the desired output swing is not limited by the supply voltage rail, the IC’s output level can be calculated based on the digital input signal level and selected amplifier gain according to the following equation:

$$\text{Output signal level (dBV)} = \text{input signal level (dBFS)} + 2.1\text{dB} + \text{selected amplifier gain (dB)}$$

where 0dBFS is referenced to 0dBV.

Click-and-Pop Suppression

The IC speaker amplifier features Maxim’s comprehensive click-and-pop suppression. During startup, the click-and-pop suppression circuitry reduces audible transient sources internal to the device by ramping the input signal from mute to 0dB. When entering shutdown, the differential speaker outputs simultaneously drop to GND.

The comprehensive click-and-pop suppression of the MAX98357 is unaffected by power-up or power-down sequencing. Applying the DAI clocks before or after the transition of SD_MODE yields the same click-and-pop performance. The MAX98357 does not have a volume ramp-down response when entering shutdown. For optimal click-and-pop performance, ramp down the digital data on SDIN before powering down the MAX98357.




Figure 15. EMI with 12in of Speaker Cable and No Output Filtering

Table 8. Gain Selection

GAIN_SLOT	I ² S/LJ GAIN (dB)
Connect to GND through 100kΩ ±5% resistor	15
Connect to GND	12
Unconnected	9
Connect to V _{DD}	6
Connect to V _{DD} through 100kΩ ±5% resistor	3

Applications Information




Figure 16. Left-Channel PCM Operation with 6dB Gain




Figure 17. Left-Channel PCM Operation with 12dB Gain




Figure 18. Right-Channel PCM Operation with 6dB Gain




Figure 19. (Left/2 + Right/2) PCM Operation with 6dB Gain




Figure 20. Stereo PCM Operation Using Two ICs





Figure 21. Channel TDM Operation (Gain Fixed at 12dB)

Functional Diagram



Filterless Class D Operation

Traditional Class D amplifiers require an output filter to recover the audio signal from the amplifier's output. The filter adds cost, size, and decreases efficiency and THD+N performance. The ICs' filterless modulation scheme does not require an output filter. The device relies on the inherent inductance of the speaker coil and the natural filtering of both the speaker and the human ear to recover the audio component of the square-wave output.

Because the switching frequency of the ICs is well beyond the bandwidth of most speakers, voice coil movement due to the switching frequency is very small. Use a speaker with a series inductance $> 10\mu\text{H}$. Typical 8Ω speakers exhibit series inductances in the 20μH to 100μH range.

Power-Supply Input

V_{DD} , which ranges from 2.5V to 5.5V, powers the IC, including the speaker amplifier. Bypass V_{DD} with a 0.1μF and 10μF capacitor to GND. Some applications might require only the 10μF bypass capacitor, making it possible to operate with a single external component. Apply additional bulk capacitance at the ICs if long input traces between V_{DD} and the power source are used.

Layout and Grounding

Proper layout and grounding are essential for optimum performance. Good grounding improves audio performance and prevents switching noise from coupling into the audio signal.

Use wide, low-resistance output traces. As load impedance decreases, the current drawn from the device outputs increases. At higher current, the resistance of the output traces decreases the power delivered to the load. For example, if 2W is delivered from the speaker output to a 4Ω load through 100mΩ of total speaker trace, 1.904W is being delivered to the speaker. If power is delivered through 10mΩ of total speaker trace, 1.951W is being delivered to the speaker. Wide output, supply, and ground traces also improve the power dissipation of the ICs. Parasitic capacitance on the output traces cause higher quiescent current by $V_{DD} \times 300\text{kHz} \times C_{\text{PARASITIC}}$.

For example, at $V_{DD} = 5\text{V}$ and a total parasitic capacitance of 100pF (50pF on each output trace), the increase in quiescent current is $5 \times 300\text{kHz} \times 100\text{pF} = 150\mu\text{A}$.

The ICs are inherently designed for excellent RF immunity. For best performance, add ground fills around all signal traces on top or bottom PCB planes.

Gains of 6dB, 9dB, and 12dB are selectable without using a via or routing out the center bump of the WLP. This simplifies the layout and allows for inexpensive PCB fabrication. Here is a layout example with the gain set to 12dB. The center bump is tied to the adjacent GND pin. Refer to [Application Note 6643: Optimize Cost, Size, and Performance with MAX98357 WLP](#) for more information.




Figure 22. WLP Pin Connect for set 12dB Gain Without Via.




Figure 23. Example Layout Configured for Left-Channel Audio and Gain of 12dB.

In many applications, the only passive component required would be a single capacitor which results in a tiny solution size of 4.32mm².

WLP Applications Information

For the latest application details on WLP construction, dimensions, tape carrier information, PCB techniques, bump-pad layout, and recommended reflow temperature profile, as well as the latest information on reliability testing results, refer to the [Application Note 1891: Wafer-Level Packaging \(WLP\) and Its Applications](#). Figure 24 shows the dimensions of the WLP balls used on the ICs.




Figure 24. MAX98357A/MAX98357B WLP Ball Dimensions

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE	TOP MARK
MAX98357AETE+	-40°C to +85°C	16 TQFN	—
MAX98357AETE+T	-40°C to +85°C	16 TQFN	—
MAX98357AEWL+T	-40°C to +85°C	9 WLP	+AKM
MAX98357AGTE/V+	-40°C to +105°C	16 TQFN	+AKV
MAX98357BETE+	-40°C to +85°C	16 TQFN	—
MAX98357BETE+T	-40°C to +85°C	16 TQFN	—
MAX98357BEWL+T	-40°C to +85°C	9 WLP	+AKN

+Denotes a lead(Pb)-free/RoHS-compliant package.

T = Tape and reel.

V denotes an automotive-qualified part.

Package Information

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
9 WLP	W91F1+1	21-0896	Refer to Application Note 1891
16 TQFN	T1633+4	21-0136	90-0031

The drawing includes three views: TOP VIEW, SIDE VIEW, and BOTTOM VIEW. The TOP VIEW shows a square package with a Pin 1 Indicator (+) at the top-left corner, a Marking 'AAAA' in the center, and dimensions E and D. The SIDE VIEW shows the package height with dimensions A, A1, A2, and A3, and a chamfered edge with dimensions 0.05 and S. The BOTTOM VIEW shows the 9-bump layout with dimensions E1, SE, e, D1, and A, and a bump diameter dimension of 0.05(M) AB.

COMMON DIMENSIONS	
A	0.64±0.05
A1	0.19±0.03
A2	0.45 REF
A3	0.04 BASIC
b	∅ 0.27±0.03
D	1.347 ±0.025
D1	0.80 BASIC
E	1.437 ±0.025
E1	0.80 BASIC
e	0.40 BASIC
SD	0.00 BASIC
SE	0.00 BASIC
DEPOPULATED BUMPS: NONE	

NOTES:
 1. Terminal pitch is defined by terminal center to center value.
 2. Outer dimension is defined by center lines between scribe lines.
 3. All dimensions in millimeter.
 4. Marking shown is for package orientation reference only.
 5. Tolerance is ± 0.02 unless specified otherwise.
 6. All dimensions apply to PbFree (+) package codes only.
 7. Front - side finish can be either Black or Clear.

maxim integrated™


TITLE PACKAGE OUTLINE 9 BUMPS
WLP PKG 0.40mm PITCH, W91F1+1

APPROVAL DOCUMENT CONTROL NO. 21-0896 REV. B 1/1

- DRAWING NOT TO SCALE -

Package Information (continued)

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.



Package Information (continued)

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PKG	8L 3x3			12L 3x3			16L 3x3		
REF.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	0.70	0.75	0.80	0.70	0.75	0.80	0.70	0.75	0.80
b	0.25	0.30	0.35	0.20	0.25	0.30	0.20	0.25	0.30
D	2.90	3.00	3.10	2.90	3.00	3.10	2.90	3.00	3.10
E	2.90	3.00	3.10	2.90	3.00	3.10	2.90	3.00	3.10
e	0.65 BSC.			0.50 BSC.			0.50 BSC.		
L	0.35	0.55	0.75	0.45	0.55	0.65	0.30	0.40	0.50
N	8			12			16		
ND	2			3			4		
NE	2			3			4		
A1	0	0.02	0.05	0	0.02	0.05	0	0.02	0.05
A2	0.20 REF			0.20 REF			0.20 REF		
k	0.25	-	-	0.25	-	-	0.25	-	-

PKG. CODES	D2			E2			L			PIN ID
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
T1233-4	0.95	1.10	1.25	0.95	1.10	1.25	0.35	0.45	0.55	0.35 x 45°
T1633-5	0.95	1.10	1.25	0.95	1.10	1.25	0.25	0.35	0.45	0.35 x 45°
T1633-5C	0.95	1.10	1.25	0.95	1.10	1.25	0.25	0.35	0.45	0.35 x 45°

EXPOSED PAD VARIATIONS										
PKG. CODES	D2			E2			L			PIN ID
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
TQ833-1	0.25	0.70	1.25	0.25	0.70	1.25	0.25	0.70	1.25	0.35 x 45°
T1233-1	0.95	1.10	1.25	0.95	1.10	1.25	0.35	0.45	0.55	0.35 x 45°
T1233-3	0.95	1.10	1.25	0.95	1.10	1.25	0.35	0.45	0.55	0.35 x 45°
T1633-2	0.95	1.10	1.25	0.95	1.10	1.25	0.35	0.45	0.55	0.35 x 45°
T1633-2C	0.95	1.10	1.25	0.95	1.10	1.25	0.35	0.45	0.55	0.35 x 45°
T1633F-3	0.65	0.80	0.95	0.65	0.80	0.95	0.225	0.25	0.275	0.225 x 45°
T1633FH-3	0.65	0.80	0.95	0.65	0.80	0.95	0.225	0.25	0.275	0.225 x 45°
T1633-4	0.95	1.10	1.25	0.95	1.10	1.25	0.35	0.45	0.55	0.35 x 45°
T1633-4C	0.95	1.10	1.25	0.95	1.10	1.25	0.35	0.45	0.55	0.35 x 45°
T1633MK-5	0.95	1.10	1.25	0.95	1.10	1.25	0.35	0.45	0.55	0.35 x 45°

NOTES:

1. DIMENSIONING & TOLERANCING CONFORM TO ASME Y14.5M-1994.
2. ALL DIMENSIONS ARE IN MILLIMETERS. ANGLES ARE IN DEGREES.
3. N IS THE TOTAL NUMBER OF TERMINALS.
4. THE TERMINAL #1 IDENTIFIER AND TERMINAL NUMBERING CONVENTION SHALL CONFORM TO JESD 95-1 SPP-012. DETAILS OF TERMINAL #1 IDENTIFIER ARE OPTIONAL, BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE TERMINAL #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE.
5. DIMENSION b APPLIES TO METALLIZED TERMINAL AND IS MEASURED BETWEEN 0.20 mm AND 0.25 mm FROM TERMINAL TIP.
6. ND AND NE REFER TO THE NUMBER OF TERMINALS ON EACH D AND E SIDE RESPECTIVELY.
7. DEPOPULATION IS POSSIBLE IN A SYMMETRICAL FASHION.
8. COPLANARITY APPLIES TO THE EXPOSED HEAT SINK SLUG AS WELL AS THE TERMINALS.
9. DRAWING CONFORMS TO JEDEC MO220 REVISION C. T1233-4, T1633-5 AND T1633-5C WITH CUSTOM LEAD DIMENSION.
10. MARKING SHOWN IS FOR PACKAGE ORIENTATION REFERENCE ONLY.
11. NUMBER OF LEADS SHOWN ARE FOR REFERENCE ONLY.
12. WARPAGE NOT TO EXCEED 0.10mm.
13. ALL DIMENSIONS APPLY TO BOTH LEADED (-) AND Pb FREE (+) PARTS.

-DRAWING NOT TO SCALE-

TITLE: PACKAGE OUTLINE, 8, 12, 16L THIN QFN, 3x3x0.75mm	
APPROVAL	DOCUMENT CONTROL NO. 21-0136
REV. O	2/2

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	9/13	Initial release	—
1	11/13	Added two new TOCs, replaced TOC 29, updated Figures 1–3, and made various corrections	1, 4–20, 29–32, 34
2	8/14	Added THD+N for TQFN package with typical spec	5
3	1/15	Updated spread-spectrum bandwidth spec	5, 28
4	2/15	Added automotive-qualified part	34
5	6/15	Updated TOCs 30a and 30b	12
6	8/15	Corrected package outline for WLP package	36
7	2/16	Removed future product designations	34
8	6/16	Removed future product designation on MAX98357AGTE/V+	34
9	7/17	Updated dynamic range and output noise specifications in <i>Electrical Characteristics</i> table	5
10	8/17	Updated soldering temperature in the <i>Absolute Maximum Ratings</i> section	4
11	5/18	Updated <i>General Description</i> , <i>Features</i> , and <i>Applications</i> sections, changed Class D Switching Frequency in <i>Electrical Characteristics</i> table and other sections, replaced TOC 20, added DC blocker information to <i>Detailed Description</i> section, updated and added figures to <i>Layout and Grounding</i> section	1, 5, 11, 16, 28, 33, 34
12	4/19	Updated <i>Features</i> section to match <i>Electrical Characteristics</i> table typical values. Added <i>Startup</i> section and new Figure 6 for startup requirements when using BCLK = 256kHz	1, 17–34
13	7/19	Updated TOCs 05 and 12	11, 12

For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at <https://www.maximintegrated.com/en/storefront/storefront.html>.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the *Electrical Characteristics* table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

 [View MAX98357AEWL+T on WIN SOURCE](#)

 [Maxim Integrated](#) Information

Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management