



THE DATASHEET OF LM5080MM/NOPB



LM5080 Modular Current Sharing Controller

Check for Samples: [LM5080](#)

FEATURES

- Average Program Current Share Method
- Single-wire Star Link Current Share Bus
- No Precision External Resistors Necessary
- 3V to 15V Bias Voltage Range
- Adaptable for High or Low Side Current Sensing
- Flexible Architecture Allows 4 Modes of Operation:
 - Negative Remote Sense Adjustment
 - Positive Remote Sense Adjustment
 - Trim or Reference Adjustment
 - Feedback Divider Adjustment

PACKAGES

- VSSOP-8
- RoHS compliant Pb free available

LM5080 Typical Application




Figure 1. Remote Sense Adjust Mode



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

Connection Diagram




Figure 2. 8-Lead VSSOP
See Package Number DGK0008A

PIN DESCRIPTIONS

Pin	Name	Description
1	SHR	Current Share Bus. The SHR pins of each LM5080 device are connected together.
2	CSM	Current Sense Amplifier Minus Input.
3	TRO	Transconductance Output. One of two outputs of the current sense transconductance amplifier.
4	GND	Ground. Connect to negative terminal of the LM5080 bias supply.
5	RSO	Remote Sense Output. Capable of driving the low impedance remote sense pin of a power converter.
6	VCC	Bias Supply. VCC can be connected to the output of the power converter that the LM5080 controls if greater than 3V, or it can be connected to another bias source for lower voltage systems.
7	CSO	Current Sense Output. One of two outputs of the current sense transconductance amplifier.
8	CSP	Current Sense Amplifier Positive Input.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾⁽²⁾

V _{CC} to GND	-0.3V to 15V
RSO to GND ⁽³⁾	-0.3V to 5V
All other pins to GND	-0.3V to 5V
ESD Rating ⁽⁴⁾ Human Body Model	2kV
Storage Temperature	-55°C to +150°C
Junction Temperature	150°C

- (1) Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but does not ensure specific performance limits. For ensured specifications and test conditions see the Electrical Characteristics.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.
- (3) Maximum recommended operating voltage not to exceed V_{CC} - 2V or 5V, whichever is lower.
- (4) The human body model is a 100 pF capacitor discharged through a 1.5 kΩ resistor into each pin.

OPERATING RATINGS⁽¹⁾

V _{CC} to GND	3V to 14 V
Operating Junction Temperature	-40°C to +125°C

- (1) Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but does not ensure specific performance limits. For ensured specifications and test conditions see the Electrical Characteristics.

ELECTRICAL CHARACTERISTICS

Limits in standard type are for T_J = 25°C only; limits in **boldface type** apply over the junction temperature range of -40°C to +125°C and are provided for reference only. Unless otherwise specified, the following conditions apply: CSM = 0, V_{CC} = 5V, RSO unloaded.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
ICC	V _{CC} Quiescent Current	RSO shorted to CSO CSP = 50 mV CTRO = 10nF		3.7	5.5	mA
	CSP Input open circuit voltage ratio	Specified as a percentage of V _{CC}	19	20	21	%
	CSP mode threshold ratio- Rising	Specified as a percentage of V _{CC}	8.5	10.5	12.5	%
	CSP mode threshold ratio - Falling	Specified as a percentage of V _{CC}	7.0	9.5	11	%
Current Share Amplifier						
VIO	Input Offset Voltage (RSO-CSP)	RSO shorted to CSO CSP = 50 mV CTRO = 10nF	-2.5 -3.5	0	2.5 3.5	mV
		RSO shorted to CSO CSP = 600 mV CTRO = 10nF, V _{CC} = 3V	-1 -2	0	1 2	mV
CSM _{MAX}	Input Common Mode Voltage Range	CSP - CSM = 50 mV RSO shorted to CSO		V _{CC} -2V		V
CSM _{MIN}		CSO-CSP < 1 mV CTRO = 10 nF		0		V
GM _{TRO}	Current Share Amplifier Transconductance	GM _{TRO} = ΔITRO / ΔVSHR CTRO = 10 nF		8.7		mA/V
I _{TRO_SRC}	TRO sourcing current limit	TRO = 500 mV CSO open, CSP = 1.1V	9	11	14	μA
I _{TRO_SINK}	TRO sinking current limit	TRO = 500 mV CSO open, CSP=0.9V	8.2	11	13.5	μA
I _{TRO_OS}	TRO offset current	TRO = 750 mV CSP, CSO Open Circuit	-1	0	1	μA

ELECTRICAL CHARACTERISTICS (continued)

Limits in standard type are for $T_J = 25^\circ\text{C}$ only; limits in **boldface type** apply over the junction temperature range of -40°C to $+125^\circ\text{C}$ and are provided for reference only. Unless otherwise specified, the following conditions apply: CSM = 0, VCC = 5V, RSO unloaded.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
V_{TRO_MIN}	TRO Output Range	CSP, CSO, SHA open circuit ITRO_OS < 500 nA		450		mV
V_{TRO_MAX}				2.75		V
RSO Buffer						
VIO_{RSO}	RSO Buffer Input offset Voltage	Offset = TRO-RSO, TR0 = 750 mV CSO, CSP open circuit	-4	0	4	mV
I_{LIMSRC}	RSO source current limit		18	26	35	mA
I_{LIMSNK}	RSO sink current limit		18	26	35	mA
VOL_{RSO}	RSO output low voltage	CSP = 0V, Sinking 10 mA		12	28	mV
Thermal Resistance						
θ_{JA}	Junction to Ambient	VSSOP-8 Package		190		$^\circ\text{C/W}$

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 3.




Figure 4.




Figure 5.




Figure 6.




Figure 7.




Figure 8.

TYPICAL PERFORMANCE CHARACTERISTICS (continued)




Figure 9.




Figure 10.




Figure 11.





Figure 12.

BLOCK DIAGRAM



OPERATING DESCRIPTION

Identical regulators connected in parallel will theoretically share the total load current equally. However, slight mismatches in the reference voltage or feedback dividers of each regulator can cause significant imbalances in the load current sharing. The LM5080 senses the load current of each regulator with an external sense resistor and makes adjustments to the regulator's output voltage to achieve nearly equal current sharing. There are four possible implementations for the LM5080:

Reference Adjust Mode achieves current sharing by adjusting the regulator reference voltage by applying an error current from the TRO transconductance amplifier to the trim or adjust pin of the regulator.

Remote Sense Positive Mode achieves current sharing by adjusting the positive remote sense pin of the power converter with current supplied by the RSO buffer amplifier output.

Remote Sense Negative Mode achieves current sharing by adjusting the negative remote sense pin of the power converter with current supplied by the RSO buffer amplifier output.

Feedback Adjust Mode achieves current sharing by adjusting the regulator feedback voltage by applying an error current from the TRO transconductance amplifier to the feedback resistor divider.

In each mode, the LM5080 combines the regulator's load current information with the total load information on the share (SHR) bus to create an error current on the TRO output which is proportional to the load current mismatch. In the reference adjust or feedback adjust modes of operation, the output of the current share amplifier (CSA) is fed directly into the regulator reference or feedback divider. The RSO buffer can optionally be used to boost the transconductance of the CSA if needed. In the remote sense adjust modes, the RSO and CSO pins are tied together which reconfigures the CSA as a voltage error amplifier where the RSO buffer drives the remote sense pins of the regulator directly.

CURRENT SHARE AMPLIFIER

The current share amplifier is a low input offset transconductance amplifier with inputs CSP and CSM and dual outputs, TRO and CSO. The two outputs are identical except TRO is current limited to approximately $\pm 10 \mu\text{A}$ in order to limit the maximum correction of the regulator reference in the trim adjust and feedback adjust modes. The outputs can operate down to 450 mV without saturating which allows the TRO output to adjust reference voltages as low as 500 mV. A capacitor from TRO to ground (CTRO) is used for frequency compensation of the current share loop.

In the two remote sense adjust modes, the current share amplifier is configured as a unity gain differential voltage amplifier by tying RSO to CSO. A capacitor from TRO to ground (CTRO) is used for frequency compensation of the amplifier and the current share loop.

RSO BUFFER

The RSO buffer is a low-offset unity-gain operational amplifier that has different uses, depending on the mode of operation. In the remote sense adjust modes, the RSO pin is externally tied to the CSO pin to create a differential voltage amplifier that can drive the 10Ω input impedance of the remote sense pin of typical power converter modules. The RSO buffer can source or sink 10mA at an output voltage as low as 20mV above ground. With RSO load resistors of 10Ω , the buffer can drive up to 10nF without causing amplifier instability. For RSO loads $> 1 \text{ k}\Omega$, max load capacitance on this node is 500pF for stable operation. In the trim adjust and feedback adjust modes, the RSO buffer can be configured with external resistors to boost the CSA transconductance which increases the current share loop gain.

CSP MODE COMPARATOR

The LM5080 monitors CSP & CSM with the CSP mode comparator and applies a 500 mV input offset on the RSO buffer amplifier if CSP-CSM is less than 10% of VCC (which indicates a remote sense application mode). This offset allows the RSO output to swing within 10 mV of ground without saturating the TRO output which drives the RSO buffer. In the trim adjust and feedback adjust modes, the CSP pin is left open. In this configuration CSP is internally biased such that $\text{CSP} - \text{CSM} = 0.2 \times \text{VCC}$ resulting in the removal of the 500mV RSO buffer offset.

REFERENCE ADJUSTMENT OPERATION MODE

The reference adjust or trim adjust mode configuration is shown in Figure 13. Typically only the current share amplifier is used, however the RSO buffer can be optionally configured for boosting the transconductance to increase the current share loop gain (Figure 14). CSP is left open and CSM is connected to a low side current sense resistor. The TRO output is connected to the TRIM pin of the power converter to inject a correction that adjusts the voltage regulator.

To understand the control loop, assume for a moment the SHR pin is disconnected from the share bus. Since both inputs to the current share amplifier are equal, the TRO output current (IT) is zero and independent of the sense resistor voltage (VRS). Hence the voltage regulation loop of each converter is unaffected by the LM5080 when the SHR bus is open. When the SHR pins are connected in a 2 supply system, the transfer function between the sense resistor voltages (VRS1 & VRS2) and the current injected into each power converter TRIM pin (IT1 & IT2) are as follows:

$$IT1 = 0.9 \times gm \times (VRS1 - VRS2)$$

$$IT2 = 0.9 \times gm \times (VRS2 - VRS1)$$

where

- gm = current share amplifier transconductance (8.7mA/V)

As long as the current sharing is equal (VRS1=VRS2), the correction to the references (IT1 & IT2) will remain unchanged. However, any difference between VRS1 and VRS2 will drive the TRIM pin currents in opposite polarities. As a result the power converter output voltages will be adjusted to force VRS1=VRS2. For 3 or more channels, the same averaging concept is true; the injected currents (IT) will drive the references such that the sense voltages are nearly identical.

A capacitor from TRO to ground (CTRO) sets the dominant pole of the current share loop. The pole location is determined by gm, CTRO and the impedance of the regulator trim pin. The current share loop frequency response does not need to be fast and in fact should be less than or equal to 1/10th the regulator bandwidth. Since similar regulators will have similar transient responses to a load step, the LM5080 only needs to correct the differences in each regulator's voltage reference and feedback divider which do not require a fast response. In some systems a small resistor (RTRO) in series with CTRO can improve stability by introducing a zero at high frequencies to increase the phase margin of the current share loop.

It is essential that the VCC pins of all LM5080's be tied to the same point in this mode. Any mismatch in the VCC voltages between LM5080's will significantly contribute to current share errors. The current sense resistors should be located as close to the load as possible to minimize trace resistance in series with the sense resistors which can also contribute to sharing errors. In this mode, the best accuracy will be achieved with lower VCC values since any mismatch in the gain resistors internal to the LM5080 will affect the current share accuracy.




Figure 13. Reference Adjust Mode Implementation




Figure 14. LM5080 Showing the RSO Buffer Configured to Boost Transconductance

The effective output current from the TRO pin can be multiplied to increase the current share loop gain if necessary. R1 should be at least 10kΩ.

$$IT1 = ITRO \times \left(1 + \frac{R1}{R2}\right)$$

REMOTE SENSE ADJUST MODES

The two remote sense adjust modes (positive and negative) achieve current sharing by controlling either remote sense input of the power converter. These configurations for the LM5080 are shown in [Figure 15](#) and [Figure 16](#). To understand the sharing mechanism, assume for a moment the SHR pin is disconnected from the share bus. Connecting RSO and CSO configures the current sharing amplifier as a differential amplifier with a gain of one. The CSP and RSO voltage will be identical and independent of the voltage across the sense resistor. Hence the voltage regulation loop of each power converter is unaffected by the LM5080 when the SHR bus is open.

When the SHR pins are connected, the small signal transfer functions between the sense resistor voltages (VRS) and the power supplies negative remote sense voltages (VSNS) are:

$$VSNS1 = A/4 \times (VRS1 - VRS2)$$

$$VSNS2 = A/4 \times (VRS2 - VRS1)$$

where

- $A = \frac{Gm \times Ro}{(j\omega \times Ro \times CTRO + 1)}$
- gm = current share amplifier transconductance (8.7mA/V)
- Ro = output impedance of TRO pin (typically 6 MΩ)

Provided the current sharing is equal ($VRS1=VRS2$), the VSNS voltages will remain unchanged. However, any difference between $VRS1$ and $VRS2$ will drive the VSNS1 and VSNS2 voltages in opposite polarities. As a result the power converter output voltages will be adjusted to force $VRS1=VRS2$.

A capacitor from TRO to ground will compensate the differential amplifier as well as set the dominant pole of the current share loop. CTRO should be at least 2 nF to insure stability of the differential amplifier. In some systems a small resistor (RTRO) in series with CTRO will improve stability of the current share loop by introducing a zero at high frequencies.

In the remote sense modes, it is essential the CSP pins of all LM5080's be tied to the exact same location on the PC board. Any mismatch in the CSP voltages between LM5080's will contribute to current share errors. As in the reference adjust mode, the current sense resistors should be located as close to the load as possible to minimize trace resistance in series with the sense resistors. In the remote sense positive mode, VCC must be biased at least 2V higher than the output regulation voltage to maintain CSP and CSM in the proper common mode range.




Figure 15. Remote Sense Negative Mode Implementation




Figure 16. Remote Sense Positive Mode Implementation

VOLTAGE MARGINING

Shifting the output regulation voltage up or down by a small amount is referred to as voltage margining. In the remote sense adjust modes and the feedback adjust modes, this can be done by connecting all of the power converter TRIM pins together and injecting a positive or negative current. However, in the reference adjust mode, the TRIM pin is used for current sharing. An alternative margining method is to inject a current into the SHR share bus. This will simultaneously shift the regulation voltages of all power converter's while maintaining equal current sharing. The injected current is split equally between the LM5080's SHR inputs and added to the TRIM pin currents creating an equal offset voltage for all of the power converter references. The trim pin current injected into each power converter's reference (IT) is dependent on the magnitude of the total injected current into the SHR bus (ISHR), the number of LM5080's on the SHR bus (N) and any transconductance boost supplied (R1 & R2):

$$IT1 = I_{SHR} \times \left(\frac{22.5}{21 \times N} \right) \times \left(1 + \frac{R1}{R2} \right)$$

An alternate method to shift the regulation voltage is to tie all the CSP pins together and inject a current into that node. The trim pin current injected into each power converter's reference (IT) attributed to the current injected into the CSP node (ICSP) is derived to be:

$$IT1 = I_{CSP} \times \left(\frac{20}{21 \times N} \right) \times \left(1 + \frac{R1}{R2} \right)$$

Figure 18 shows a margining up and down application implemented using pull up resistors to VCC. Since the SHR and CSP voltages are approximately 0.1 x VCC and 0.2 x VCC respectively, the injected current can be independently controlled with RM1 and RM2.




Figure 18. One Method of Implementing Voltage Margining

GENERAL DESIGN PROCEDURE

1. Select an appropriate sense resistor value. More sense voltage will result in better load sharing but more efficiency loss. Sense voltages of 50mV or more are recommended. In addition, the sense voltage at full load should be less than 5% of VCC in applications that control the remote sense terminals of the power supply.
2. For the reference adjust and feedback adjust modes, determine if transconductance (gm) boosting is required. Boosting the transconductance also boosts the TRO pin current limit. The TRO pin current limit (approximately 10 μ A typical) multiplied by the reference impedance determines the maximum correction the LM5080 can make to the reference. The LM5080 must have enough TRO current to adjust the converter output voltage by at least the accuracy of the reference. For example, if the reference accuracy is $\pm 2\%$, the LM5080 must have the ability to adjust the reference by at least 2% (in the event one converter is 2% high and the other 2% low).
3. Compensate the current share loop by selecting an appropriate capacitance for CTRO. The compensation of the current share loop is dependent on the frequency response of the output voltage to the controlling node of the converter (TRIM pin, feedback divider or remote sense pins). Given the wide variety of converter designs and the many operating modes of the LM5080, selection of CTRO is best accomplished using a simple iterative procedure. Start with a large capacitance in TRO (100 μ F or more). While monitoring the load current in each converter with a current probe, determine the minimum CTRO required for stability by decreasing CTRO until the current sharing becomes unstable under step loads. The step loads should be more than 50% of the load range and applied at a frequency well below the cross over frequency of the converter. The TRO capacitance can be further reduced by introducing some resistance (RTRO) in series with CTRO to cancel the 2nd order poles within the converter.
4. If RTRO > 100 Ω in either remote sense mode, a second CTRO capacitor (~ 2nF) should be added between TRO and CSP to keep the error amplifier stable.

REVISION HISTORY

Changes from Revision B (March 2013) to Revision C	Page
<hr/> <ul style="list-style-type: none">• Changed layout of National Data Sheet to TI format <hr/>	<hr/> 14 <hr/>

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LM5080MM/NOPB	OBSOLETE	VSSOP	DGK	8		TBD	Call TI	Call TI		SHUB	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
 - D. Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
 - E. Falls within JEDEC MO-187 variation AA, except interlead flash.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Applications Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications



Automotive and Transportation	www.ti.com/automotive
Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Video and Imaging	www.ti.com/video

TI E2E Community

e2e.ti.com

Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

-  [View LM5080MM/NOPB on WIN SOURCE](#)
-  [Texas Instruments](#) Information

Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management