THE DATASHEET OF

LMP8674MA/NOPB

Single, Dual, and Quad 40V Low Noise Precision Amplifiers

Check for Samples: LMP8671, LMP8672, LMP8674

FEATURES

- **Output Short Circuit Protection**
- **PSRR and CMRR Exceed 110dB**
- **Best in Class Linearity (135dB)**

APPLICATIONS

- **Low Noise Industrial Applications Including Test, Measurement, and Ultrasound**
- **Precision Active Filters**
- **PLL Filters**
- **4-20mA Current Loops**
- **Motor Control**

KEY SPECIFICATIONS

- **Input Offset Voltage 0.4mV**
- **TC V_{OS} 2µV/°C (max)**
- **Power Supply Voltage Range ±2.5V to ±20V**
- **Voltage Noise Density 2.5nV/$\sqrt{Hz}$**
- **Slew Rate ±20V/µs**
- **Gain Bandwidth Product 55MHz**
- **Open Loop Gain 135dB**
- **Input Bias Current 10nA**

DESCRIPTION

The LMP8671/2/4 combines great precision, low noise and a large operating voltage range to provide a high SNR and a wide dynamic range. Its AC performance allows it to be used over a wide frequency without degradation. It is the ideal choice for applications requiring DC precision and low noise such as precision PLL filters, multi feedback and multi pole active filters, GPS receivers and precision control loop systems. The LMP8671/2/4 offers an extremely high open loop gain of 135dB, low voltage noise density (2.5nV/$\sqrt{Hz}$), and a superb linearity of 0.000009%. These characteristics drastically reduce gain error which is a challenge in accurate systems requiring higher gains such as data acquisition systems.

To ensure that the most challenging loads are driven without compromise, the LMP8671/2/4 has a high slew rate of ±20V/µs and an output current capability of ±26mA.

The LMP8671/2 family of high-voltage amplifiers are available in SOIC-8, the LMP8674 in SOIC-14.

Connection Diagrams



Figure 1. See Package Number — D0008A



Figure 2. See Package Number — D0008A



Figure 3. See Package Number — D0014A

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings[1][2][3]

Power Supply Voltage ($V_S = V^+ - V^-$)		46V
Storage Temperature		−65°C to 150°C
Input Voltage		(V-) - 0.7V to (V+) + 0.7V
Output Short Circuit[4]		Continuous
Power Dissipation		Internally Limited
ESD Rating[5]		2000V
ESD Rating[6]	Pins 1, 4, 7 and 8	200V
	Pins 2, 3, 5 and 6	100V
Junction Temperature		150°C
Thermal Resistance	θ_{JA} (SO)	145°C/W
For soldering specifications, http://www.ti.com/lit/SNOA549		

(1) "*Absolute Maximum Ratings*" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the *Absolute Maximum Ratings* or other conditions beyond those indicated in the *Recommended Operating Conditions* is not implied. The *Recommended Operating Conditions* indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All voltages are measured with respect to the ground pin, unless otherwise specified.

(2) The *Electrical Characteristics* tables list ensured specifications under the listed *Recommended Operating Conditions* except as otherwise modified or specified by the *Electrical Characteristics Conditions* and/or Notes. Typical specifications are estimations only and are not ensured.

(3) If Military/Aerospace specified devices are required, please contact the TI Sales Office/ Distributors for availability and specifications.

(4) The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{JMAX}, θ_{JA}, and the ambient temperature, T_A. The maximum allowable power dissipation is $P_{DMAX} = (T_{JMAX} - T_A) / \theta_{JA}$ or the number given in *Absolute Maximum Ratings*, whichever is lower.

(5) Human body model, applicable std. JESD22-A114C.

(6) Machine model, applicable std. JESD22-A115-A.

Operating Ratings

Temperature Range $T_{MIN} \le T_A \le T_{MAX}$	$-40°C \le T_A \le 125°C$
Supply Voltage Range LMP8671/2/4	$\pm 2.5V \le V_S \le \pm 22V$

Electrical Characteristics for the LMP8671/2/4[1]

The following specifications apply for V_S = ±20V, R_L = 2kΩ, R_{SOURCE} = 10Ω, f_{IN} = 1kHz, T_A = 25°C, unless otherwise specified. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	LMP8671/2/4		Units (Limits)
			Typical[2]	Limit[3]	
V_{OS}	Offset Voltage		±100	±400 **±750**	µV (max)
$\Delta V_{OS}/\Delta Temp$	Average Input Offset Voltage Drift vs Temperature	–40°C ≤ T_A ≤ 125°C	0.1	2	µV/°C (max)
I_B	Input Bias Current	V_{CM} = 0V			
		LMP8671/4	10	±75 **±95**	nA (max)
		V_{CM} = 0V			
		LMP8672	50	±200 **±250**	nA (max)
I_{OS}	Input Offset Current	V_{CM} = 0V			
		LMP8671/4	11	±50 **±95**	nA (max)
		V_{CM} = 0V			
		LMP8672	25	±100 **±125**	nA (max)
$\Delta I_{OS}/\Delta Temp$	Input Bias Current Drift vs Temperature	–40°C ≤ T_A ≤ 125°C	0.2		nA/°C
V_{IN-CM}	Common-Mode Input Voltage Range		+17.1 –16.9		V (min) V (min)
Z_{IN}	Differential Input Impedance		30		kΩ
	Common Mode Input Impedance	–10V<Vcm<10V	1000		MΩ
e_n	Equivalent Input Noise Voltage	20Hz to 20kHz	0.34	0.65	μV_{RMS} (max)
	Equivalent Input Noise Density	f = 1kHz	2.5	4.7	nV/√Hz (max)
i_n	Current Noise Density	f = 1kHz f = 10Hz	1.6 3.1		pA/√Hz
THD+N	Total Harmonic Distortion + Noise	A_V = 1, V_{OUT} = 3V_{rms}, R_L = 600Ω	0.00003	0.00009	% (max)
t_S	Settling time	A_V = –1, 10V step, C_L = 100pF 0.1% error range	1.2		µs
GBWP	Gain Bandwidth Product		55	45	MHz (min)
SR	Slew Rate		±20	±15	V/µs (min)
PSRR	Average Input Offset Voltage Shift vs Power Supply Voltage	See[4]	125	110 **100**	dB (min)
CMRR	Common-Mode Rejection	–15V≤Vcm≤15V	115	105 **100**	dB (min)
A_{VOL}	Open Loop Voltage Gain	–15V ≤ Vout ≤ 15V R_L = 2kΩ	135	125	dB (min)
V_{OUTMAX}	Maximum Output Voltage Swing	R_L = 2kΩ	±19.0	±18.8 ±18.6	V (min)
I_{OUT-CC}	Instantaneous Short Circuit Current		+53 –42		mA

(1) "*Absolute Maximum Ratings*" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the *Absolute Maximum Ratings* or other conditions beyond those indicated in the *Recommended Operating Conditions* is not implied. The *Recommended Operating Conditions* indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All voltages are measured with respect to the ground pin, unless otherwise specified.
(2) Typical values represent most likely parametric norms at T_A = +25ºC, and at the *Recommended Operation Conditions* at the time of product characterization and are not ensured.
(3) Datasheet min/max specification limits are ensured by test or statistical analysis.
(4) PSRR is measured as follows: For V_S, V_{OS} is measured at two supply voltages, ±5V and ±20V, PSRR = |20log($\Delta V_{OS}/\Delta V_S$)|.

Electrical Characteristics for the LMP8671/2/4[1] (continued)

The following specifications apply for V_S = ±20V, R_L = 2kΩ, R_{SOURCE} = 10Ω, f_{IN} = 1kHz, T_A = 25°C, unless otherwise specified. **Boldface** limits apply at the temperature extremes.

Symbol	Parameter	Conditions	LMP8671/2/4		Units (Limits)
			Typical[2]	Limit[3]	
R_{OUT}	Output Impedance	f_{IN} = 10kHz Closed-Loop Open-Loop	 0.01 13		Ω
I_{OUT}	Output Current	R_L = 2kΩ	9.5	9.3	mA (min)
I_S	Total Quiescent Current	I_{OUT} = 0mA			
		LMP8671	5	6 **8**	mA (max)
		LMP8672	12.5	16	mA (max)
		LMP8674	20	22	mA (max)

Typical Performance Characteristics



Figure 4.



Figure 5.



Figure 6.



Figure 7.



Figure 8.



Figure 9.

Typical Performance Characteristics (continued)

PSRR+ vs Frequency
V_{CC} = 15V, V_{EE} = –15V,
R_L = 600Ω, V_{RIPPLE} = 200mV_{PP}



Figure 10.

PSRR– vs Frequency
V_{CC} = 15V, V_{EE} = –15V,
R_L = 600Ω, V_{RIPPLE} = 200mV_{PP}



Figure 11.

CMRR vs Frequency
V_{CC} = 15V, V_{EE} = –15V, R_L = 600Ω



Figure 12.

CMRR vs Frequency
V_{CC} = 15V, V_{EE} = –15V, R_L = 2kΩ



Figure 13.

CMRR vs Frequency
V_{CC} = 2.5V, V_{EE} = –2.5V, R_L = 600Ω



Figure 14.

CMRR vs Frequency
V_{CC} = 2.5V, V_{EE} = –2.5V, R_L = 2kΩ



Figure 15.

Typical Performance Characteristics (continued)

Output Voltage vs Supply Voltage
THD+N = 1%, R_L = 2kΩ



Figure 16.

Output Voltage vs Supply Voltage
THD+N = 1%, R_L = 600Ω



Figure 17.

Crosstalk vs Frequency
V_{CC} = 15V, V_{EE} = –15V, R_L = 2kΩ



Figure 18.

Full Power Bandwidth vs Frequency



Figure 19.

Gain Phase vs Frequency



Figure 20.

Voltage Noise Density vs Frequency



Figure 21.

Typical Performance Characteristics (continued)



Figure 22.



Figure 23.



Figure 24.

REVISION HISTORY

Changes from Revision A (March 2013) to Revision B	Page
• Changed layout of National Data Sheet to TI format	8

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
LMP8672MA/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LMP86 72MA	Samples
LMP8672MAX/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LMP86 72MA	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

TAPE AND REEL INFORMATION

REEL DIMENSIONS



TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMP8672MAX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMP8672MAX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0

D (R–PDSO–G8) PLASTIC SMALL OUTLINE



NOTES:
A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
E. Reference JEDEC MS–012 variation AA.

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265

Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

- View LMP8674MA/NOPB on WIN SOURCE
- Texas Instruments Information

Optimize Your Supply Chain with WIN SOURCE Solutions

- Global Sourcing Solution
- Obsolete Management
- Cost Control Management
- Shortage Management
- Alternative Solution
- Excess Inventory Management