



**THE DATASHEET OF  
TPSM84A21MOJT**



# TPSM84A21, 8-V to 14-V Input, 0.508-V to 1.35-V Output, 10-A SWIFT™ Power Module

## 1 Features

- Fully Integrated Power Solution Includes Input and Output Capacitors
- Only Requires a Single Voltage Setting Resistor
- 9 mm × 15 mm Footprint
  - 2.3 mm Max Height
  - Pin Compatible With [TPSM84A22](#)
- Ultra-Fast Load Step Response
- Efficiencies up to 88%
- 1% Output Voltage Accuracy
- 4 MHz Switching Frequency
- Synchronizes to an External Clock
- Power Good Output
- Pre-Bias Output Start-Up
- Programmable Under-Voltage Lockout (UVLO)
- Operating IC Junction Range: –40°C to +125°C
- Operating Ambient Range: –40°C to +85°C
- Meets EN55022 Class B Emissions

## 2 Applications

- Telecom and Wireless Infrastructure
- Test and Measurement
- Compact PCI/ PCI Express/ PXI Express

## 3 Description

The TPSM84A21 is an easy-to-use integrated power solution that combines the [TPS54A20](#), a 10-A, DC/DC, synchronous, step-down converter with power MOSFETs, shielded inductors, input and output capacitors, and passives into a low profile package. This total power solution requires only one voltage-setting resistor, and eliminates the loop compensation and magnetics part selection from the design process.

The completely integrated power solution allows standard applications to operate with no additional input or output capacitors and only a single external resistor to set the output voltage. High frequency operation, ultra-fast transient response, and accurate voltage regulation allow the TPSM84A21 to meet tight regulation specs.

The 9 × 15 mm PCB footprint is easy to solder onto a printed circuit board and allows a compact, low-profile point-of-load design.

### Device Information<sup>(1)</sup>


PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPSM84A21	QFM	9.00 mm × 15.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.


### Device Comparison

PART NUMBER	V <sub>OUT</sub> ADJUST RANGE
TPSM84A21	0.55 V - 1.35 V
TPSM84A22	1.2 V - 2.05 V

### Simplified Schematic



### Transient Response



## Table of Contents

<b>1 Features</b> .....	<b>1</b>	7.4 Device Functional Modes.....	<b>15</b>
<b>2 Applications</b> .....	<b>1</b>	<b>8 Application and Implementation</b> .....	<b>16</b>
<b>3 Description</b> .....	<b>1</b>	8.1 Application Information.....	<b>16</b>
<b>4 Revision History</b> .....	<b>2</b>	8.2 Typical Application .....	<b>16</b>
<b>5 Pin Configuration and Functions</b> .....	<b>3</b>	<b>9 Power Supply Recommendations</b> .....	<b>18</b>
<b>6 Specifications</b> .....	<b>4</b>	<b>10 Layout</b> .....	<b>19</b>
6.1 Absolute Maximum Ratings .....	<b>4</b>	10.1 Layout Guidelines .....	<b>19</b>
6.2 ESD Ratings .....	<b>4</b>	10.2 Layout Examples.....	<b>19</b>
6.3 Recommended Operating Conditions.....	<b>4</b>	10.3 EMI.....	<b>21</b>
6.4 Thermal Information .....	<b>5</b>	<b>11 Device and Documentation Support</b> .....	<b>22</b>
6.5 Electrical Characteristics.....	<b>5</b>	11.1 Documentation Support .....	<b>22</b>
6.6 Switching Characteristics .....	<b>7</b>	11.2 Receiving Notification of Documentation Updates	<b>22</b>
6.7 Package Specifications .....	<b>7</b>	11.3 Community Resources.....	<b>22</b>
6.8 Typical Characteristics .....	<b>8</b>	11.4 Trademarks .....	<b>22</b>
<b>7 Detailed Description</b> .....	<b>10</b>	11.5 Electrostatic Discharge Caution.....	<b>22</b>
7.1 Overview .....	<b>10</b>	11.6 Glossary .....	<b>22</b>
7.2 Functional Block Diagram .....	<b>10</b>	<b>12 Mechanical, Packaging, and Orderable</b>	<b>22</b>
7.3 Feature Description.....	<b>11</b>	<b>Information</b> .....	<b>22</b>
		12.1 Tape and Reel Information .....	<b>23</b>


## 4 Revision History

### Changes from Original (December 2016) to Revision A

Page

• Deleted <i>Feature</i> MSL 3 / 245°C Peak Reflow .....	<b>1</b>
• Added the <i>EMI</i> section .....	<b>21</b>

## 5 Pin Configuration and Functions



### Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
AGND	16	—	Zero voltage reference for analog control circuitry. Connect RSET between this pin and VADJ close to the device. Do not connect this pin to PGND; the connection is made internal to the device.
EN/UVLO	2	I	Enable and UVLO adjust pin. When this pin voltage is low, the device is disabled. Use an open drain, open collector, or a suitable logic gate device to control the enable function. A resistor divider between this pin, PGND, and VIN adjusts the UVLO voltage.
ILIM	3	I	Current limit setting pin. Leave this open for the full current limit threshold of 15 A. Connect a 47 kΩ resistor between this pin and PGND to reduce the current limit threshold to 11.25 A.
PGND	1, 4, 5, 6, 7, 8, 10, 18, 20	—	Power ground of the device. Connect these pins to the power ground plane of the PCB. Thermal vias to internal ground planes should be added beneath pin 20.
PGOOD	12	O	Power good indicator. This pin is an open-drain output and will assert low if the output voltage is greater than ±5% from the programmed value or due to thermal shutdown, under-voltage, or EN shutdown. A pull-up resistor is required. VG can be used as a PGOOD pull-up source.
VS+	14	I	Remote sense connection. This pin must be connected to VOUT at the load or at the device pins. Connect the pin to VOUT at the load for improved regulation.
SYNC	11	I	External clock synchronization pin. An external clock signal can be applied to this pin to synchronize the switching frequency within ±10% of the nominal switching frequency (4 MHz).
VADJ	15	I	Output voltage adjust pin. Connecting a resistor between this pin and AGND sets the output voltage.
VG	13	I	Gate driver supply pin. If this pin is left open, an internal LDO will generate the gate driver supply voltage from the VIN pin. To reduce power consumption and improve efficiency, power this pin with an external 5-V supply. This pin can be used as a PGOOD pull-up source.
VIN	17, 19	I	Input Voltage. These pins supply all of the power to the converter. Connect VIN to a supply voltage between 8 V and 14 V.
VOUT	9	O	Output voltage. Connect any external output capacitors between these pins and PGND.

## 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Input voltage	V <sub>IN</sub>	-0.3	15	V
	EN/UVLO	-0.3	7	V
	PGOOD, SYNC, VG	-0.3	6	V
	ILIM, VADJ, VS+	-0.3	3	V
	PGND	-0.3	0.3	V
Output voltage	V <sub>OUT</sub>	-0.3	3	V
Source current	EN/UVLO		100	μA
Sink current	VG		100	mA
	PGOOD		4	mA
Mechanical shock	Mil-STD-883D, Method 2002.3, 1 msec, 1/2 sine, mounted		500	G
Mechanical vibration	Mil-STD-883D, Method 2007.2, 20-2000Hz		20	G
Operating IC junction temperature, T <sub>J</sub> <sup>(2)</sup>		-40	125	°C
Operating ambient temperature, T <sub>A</sub> <sup>(2)</sup>		-40	85	°C
Storage temperature, T <sub>stg</sub>		-55	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The ambient temperature is the air temperature of the surrounding environment. The junction temperature is the temperature of the internal power IC when the device is powered. Operating below the maximum ambient temperature, as shown in the safe operating area (SOA) curves, ensures that the maximum junction temperature of any component inside the module is never exceeded.

### 6.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub> Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2500	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>IN</sub>	Input voltage	8		14	V
V <sub>OUT</sub>	Output voltage	0.55		1.35	V
V <sub>VG</sub>	Gate drive voltage	5.0		5.5	V
V <sub>EN</sub>	EN voltage	0		5.5	V
V <sub>PGOOD</sub>	PGOOD pull-up voltage	0		5.5	V
V <sub>SYNC</sub>	SYNC voltage	0		5.5	V
I <sub>OUT</sub>	Output current	0		10	A
T <sub>J</sub>	Operating IC junction temperature <sup>(1)</sup>	-40		125	°C
T <sub>A</sub>	Operating ambient temperature <sup>(1)</sup>	-40		85	°C

- (1) The ambient temperature is the air temperature of the surrounding environment. The junction temperature is the temperature of the internal power IC when the device is powered. Operating below the maximum ambient temperature, as shown in the safe operating area (SOA) curves, ensures that the maximum junction temperature of any component inside the module is never exceeded.

## 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		TPSM84A21	UNIT
		MOJ (QFM)	
		20 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance <sup>(2)</sup>	14.9	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter <sup>(3)</sup>	2.2	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter <sup>(4)</sup>	5.7	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report, SPRA953.
- (2) The junction-to-ambient thermal resistance,  $\theta_{JA}$ , applies to devices soldered directly to a 50 mm x 100 mm double-sided PCB with 2 oz. copper and natural convection cooling. Additional airflow reduces  $\theta_{JA}$ .
- (3) The junction-to-top board characterization parameter,  $\psi_{JT}$ , estimates the junction temperature,  $T_J$ , of a device in a real system, using a procedure described in JESD51-2A (section 6 and 7).  $T_J = \psi_{JT} * P_{dis} + T_T$ ; where  $P_{dis}$  is the power dissipated in the device and  $T_T$  is the temperature of the top of the device.
- (4) The junction-to-board characterization parameter,  $\psi_{JB}$ , estimates the junction temperature,  $T_J$ , of a device in a real system, using a procedure described in JESD51-2A (sections 6 and 7).  $T_J = \psi_{JB} * P_{dis} + T_B$ ; where  $P_{dis}$  is the power dissipated in the device and  $T_B$  is the temperature of the board 1mm from the device.

## 6.5 Electrical Characteristics

Over  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  free-air temperature range,  $V_{IN} = 12\text{ V}$ ,  $V_{OUT} = 1.0\text{ V}$ ,  $I_{OUT} = I_{OUT\text{ max}}$ ,  $F_{SW} = 4\text{ MHz}$ , External  $C_{IN} = 2 \times 22\ \mu\text{F}$  25 V 1210 ceramic plus  $1 \times 100\ \mu\text{F}$  electrolytic (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>INPUT VOLTAGE (VIN)</b>						
V <sub>IN</sub>	VIN input voltage range	Over V <sub>OUT</sub> range	8		14	V
V <sub>IN_UVLO</sub>	VIN under voltage lock out	V <sub>IN</sub> increasing		7.65	7.95	V
		V <sub>IN</sub> decreasing		7.4		V
V <sub>IN_HYS</sub>	VIN UVLO hysteresis			250		mV
I <sub>VIN_EN</sub>	VIN standby current	EN = 0 V		47		μA
<b>OUTPUT VOLTAGE (VOUT)</b>						
V <sub>OUT(ADJ)</sub>	Output voltage adjust range	Over I <sub>OUT</sub> range	0.55		1.35	V
V <sub>OUT</sub>	Set-point voltage tolerance	V <sub>OUT</sub> = 1.0 V, T <sub>A</sub> = 25°C, I <sub>OUT</sub> = 0 A	-1.0%		+1.0% <sup>(1)</sup>	
	Temperature variation	V <sub>OUT</sub> = 1.0 V, $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ , I <sub>OUT</sub> = 0 A		±0.2% <sup>(2)</sup>		
	Line regulation	V <sub>OUT</sub> = 1.0 V, over V <sub>IN</sub> range, I <sub>OUT</sub> = 0 A, T <sub>A</sub> = 25°C		±0.03%		
	Load regulation	V <sub>OUT</sub> = 1.0 V, over I <sub>OUT</sub> range, T <sub>A</sub> = 25°C		±0.1%		
V <sub>OUT</sub> Ripple	Output Voltage Ripple	20-MHz Bandwidth, peak-to-peak		8		mV
<b>OUTPUT CURRENT</b>						
I <sub>OUT</sub>	Output current	See SOA graph for derating over temperature.	0		10	A
	Overcurrent threshold	ILIM = open		15		A
		ILIM = 47 kΩ			11.25	

- (1) The stated limit of the set-point tolerance includes the tolerance of both the internal voltage reference and the internal adjustment resistor. The overall output voltage tolerance will be affected by the tolerance of the external R<sub>SET</sub> resistor.
- (2) Specified by design. Not production tested.

**Electrical Characteristics (continued)**

Over  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$  free-air temperature range,  $V_{\text{IN}} = 12\text{ V}$ ,  $V_{\text{OUT}} = 1.0\text{ V}$ ,  $I_{\text{OUT}} = I_{\text{OUT max}}$ ,  $F_{\text{SW}} = 4\text{ MHz}$ ,  
 External  $C_{\text{IN}} = 2 \times 22\text{ }\mu\text{F}$  25 V 1210 ceramic plus  $1 \times 100\text{ }\mu\text{F}$  electrolytic (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>PERFORMANCE</b>						
$\eta$	Efficiency <sup>(2)</sup>	$V_{\text{IN}} = 12\text{ V}$ , $I_{\text{OUT}} = 5\text{ A}$	$V_{\text{OUT}} = 0.8\text{ V}$ , $\text{VG} = \text{open}$	79.8%		
			$V_{\text{OUT}} = 0.8\text{ V}$ , $\text{VG} = 5\text{ V}$	82.5%		
			$V_{\text{OUT}} = 1.0\text{ V}$ , $\text{VG} = \text{open}$	82.6%		
			$V_{\text{OUT}} = 1.0\text{ V}$ , $\text{VG} = 5\text{ V}$	84.9%		
			$V_{\text{OUT}} = 1.2\text{ V}$ , $\text{VG} = \text{open}$	84.5%		
			$V_{\text{OUT}} = 1.2\text{ V}$ , $\text{VG} = 5\text{ V}$	86.5%		
Transient Response <sup>(2)</sup>		1 A/ $\mu\text{s}$ load step, 25% to 75% $I_{\text{OUT}}(\text{max})$ , $C_{\text{OUT}} = 0\text{ }\mu\text{F}$	VOUT over/undershoot	10		mV
			Recovery Time	10		$\mu\text{s}$
		5 A/ $\mu\text{s}$ load step, 25% to 75% $I_{\text{OUT}}(\text{max})$ , $C_{\text{OUT}} = 0\text{ }\mu\text{F}$	VOUT over/undershoot	25		mV
			Recovery Time	10		$\mu\text{s}$
<b>SOFT START</b>						
$T_{\text{SS}}$	Internal soft start time <sup>(2)</sup>			4.1		ms
<b>INTERNAL REGULATOR (VG)</b>						
$V_{\text{VG}}$	VG pin output voltage		4.4	4.8	5.0	V
<b>ENABLE AND UNDER-VOLTAGE LOCK-OUT (EN/UVLO)</b>						
$V_{\text{EN}}$	EN threshold range		1.17	1.23	1.27	V
$I_{\text{EN}}$	Input current	EN threshold + 50 mV		-4		$\mu\text{A}$
	Hysteresis current	EN threshold - 50 mV		-1		$\mu\text{A}$
<b>POWER GOOD (PGOOD)</b>						
$V_{\text{PGOOD}}$	PGOOD Thresholds <sup>(2)</sup>	$V_{\text{VOUT}}$ falling (Fault)		89%		
		$V_{\text{VOUT}}$ rising (Good)		95%		
		$V_{\text{VOUT}}$ rising (Fault)		109%		
		$V_{\text{VOUT}}$ falling (Good)		104%		
	Minimum $V_{\text{IN}}$ for valid PGOOD <sup>(2)</sup>	$V_{\text{PGOOD}} \leq 0.5\text{ V}$ at $100\text{ }\mu\text{A}$		1.2	2.75	V
	PGOOD Low Voltage	$I_{\text{PGOOD}} = 1.7\text{ mA}$		0.25	0.3	V
<b>THERMAL SHUTDOWN</b>						
	Thermal shutdown threshold			135		$^{\circ}\text{C}$
	Thermal shutdown hysteresis			20		$^{\circ}\text{C}$
<b>CAPACITANCE</b>						
$C_{\text{IN}}$	External Input Capacitance	Ceramic type	0 <sup>(3)</sup>	44		$\mu\text{F}$
		Non-ceramic type	0 <sup>(3)</sup>	100		$\mu\text{F}$
$C_{\text{OUT}}$	External Output Capacitance	Ceramic type	0 <sup>(4)</sup>		1000 <sup>(5)</sup>	$\mu\text{F}$
		Non-ceramic type	0 <sup>(4)</sup>		2200 <sup>(5)</sup>	$\mu\text{F}$
		Equivalent series resistance (ESR)				35

- (3) Internal to the device, 66.1  $\mu\text{F}$  (nominal) ceramic input capacitance is present. This device does not require additional input capacitance. If adding additional input capacitance, locate the capacitors close to the device.
- (4) Internal to the device, 185  $\mu\text{F}$  (nominal) ceramic output capacitance is present. This device does not require additional output capacitance to operate. Adding additional output capacitance near the load improves the response of the device to load transients.
- (5) The maximum output capacitance listed in the table is the maximum amount that has been tested and validated for proper start-up, stability, and transient response. It may be possible to operate with additional output capacitance, however, additional validation is required.

## 6.6 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>FREQUENCY AND SYNCHRONIZATION (SYNC) <sup>(1)</sup></b>						
F <sub>SW</sub>	Switching frequency	SYNC = open	3.7	4	4.3	MHz
F <sub>SYNC</sub>	Synchronization frequency range	SYNC Control	3.6		4.4	MHz
V <sub>SYNC-H</sub>	SYNC high threshold		2.0			V
V <sub>SYNC-L</sub>	SYNC low threshold				0.8	V
D <sub>SYNC</sub>	SYNC duty cycle		20%		80%	

(1) Specified by design. Not production tested.


## 6.7 Package Specifications

TPSM84A21		VALUE	UNIT
Weight		0.91	grams
Flammability	Meets UL 94 V-O		
MTBF Calculated Reliability	Per Bellcore TR-332, 50% stress, T <sub>A</sub> = 40°C, ground benign	30.6	MHrs


### 6.8 Typical Characteristics

The electrical characteristic data has been developed from actual products tested at 25°C. This data is considered typical for the converter. Applies to [Figure 1](#) through [Figure 4](#).


The temperature derating curves represent the conditions at which internal components are at or below the manufacturer's maximum operating temperatures. Derating limits apply to devices soldered directly to a 50 mm x 100 mm double-sided PCB with 2 oz. copper. Applies to [Figure 5](#) and [Figure 6](#).




**Figure 1. Efficiency**



**Figure 2. Efficiency**









**Figure 3. Power Dissipation**



**Figure 4. Output Voltage Ripple**

Typical Characteristics (continued)





## 7.3 Feature Description

### 7.3.1 Adjusting the Output Voltage (VADJ)

The VADJ pin programs the output voltage of the TPSM84A21. The output voltage adjustment range is from 0.508 V to 1.35 V. The adjustment method requires the addition of  $R_{SET}$  connected between VADJ and AGND. If an  $R_{SET}$  resistor is not populated, the module will default to 0.508 V. The VS+ pin (pin 14) must be connected to VOUT. TI recommends to make the VS+ connection at the load for the best load regulation performance. The  $R_{SET}$  resistor must be connected directly between the VADJ pin (pin 15) and AGND (pin 16).

Equation 1 can be used to calculate the ideal  $R_{SET}$  resistor value for a given output voltage,  $V_{OUT}$ . Use Equation 2 to calculate the actual  $V_{OUT}$  for a given  $R_{SET}$  resistor. Table 1 lists the ideal  $R_{SET}$  resistor values for a number of common voltages. Table 1 also lists the closest E96 standard resistor values to the ideal  $R_{SET}$  values along with the actual output voltage and the set-point error when using the E96 resistor value. For the most accurate output voltage set-point it is best to use the ideal resistor value. The ideal resistor value may not be a standard value and may require two standard value resistors in series or parallel to obtain the desired output voltage.

$$R_{SET} = \frac{1}{\frac{V_{OUT}}{0.508} - 1} \text{ (k}\Omega\text{)} \quad (1)$$

$$V_{OUT} = 0.508 * \left( \frac{1}{R_{SET} \text{ (k}\Omega\text{)}} + 1 \right) \text{ (V)} \quad (2)$$

**Table 1.  $R_{SET}$  Resistor Values**

$V_{OUT}$ (V)	Ideal $R_{SET}$ (k $\Omega$ )	Closest E96 Resistor Value		
		$R_{SET}$ (k $\Omega$ )	Actual $V_{OUT}$ (V)	%
0.508	Open	Open	0.508	–
0.55	12.095	12.1	0.549	–0.003
0.60	5.522	5.49	0.601	0.088
0.65	3.578	3.57	0.65	0.046
0.70	2.646	2.67	0.698	–0.248
0.75	2.099	2.10	0.749	–0.013
0.80	1.739	1.74	0.799	–0.006
0.85	1.485	1.50	0.847	–0.392
0.9	1.296	1.30	0.899	–0.137
0.95	1.149	1.15	0.949	–0.027
1.00	1.033	1.02	1.006	0.603
1.05	0.937	0.931	1.053	0.348
1.10	0.858	0.866	1.095	–0.490
1.15	0.791	0.787	1.153	0.303
1.20	0.734	0.732	1.202	0.166
1.25	0.685	0.681	1.254	0.317
1.30	0.641	0.649	1.291	–0.712
1.35	0.603	0.604	1.349	–0.070

### 7.3.2 Input and Output Capacitance

The TPSM84A21 requires no external input or output capacitance to operate. Internal to the TPSM84A21 there is 66.1  $\mu\text{F}$  (nominal) of ceramic input capacitance. Additionally, internal to the TPSM84A21 there is 185  $\mu\text{F}$  (nominal) of ceramic output capacitance.

Applications requiring additional ripple voltage reduction should add ceramic input and output capacitors directly at the VIN and VOUT pins of the device. Applications requiring improved transient response can also benefit by adding additional ceramic or low-ESR bulk output capacitance. See the Capacitance section of the [Electrical Characteristics](#) table for more information when adding external input and output capacitors.

### 7.3.3 Transient Response

The exceptional transient response of the TPSM84A21 allows many applications to operate with little or no additional output capacitance. [Figure 11](#) through [Figure 14](#) show typical transient waveforms for the TPSM84A21.

#### 7.3.3.1 Transient Response Waveforms




Figure 11. Transient Response




Figure 12. Transient Response




Figure 13. Transient Response




Figure 14. Transient Response

### 7.3.4 Oscillator Frequency

The oscillator frequency of this converter is set at 4 MHz. The per phase switching frequency of the converter is half the oscillator frequency, or 2 MHz per phase. The oscillator frequency is fixed internally.

During load transients, the internal control loop will momentarily change the switching frequency in order to meet the output voltage recovery.

### 7.3.5 External Clock Synchronization

An external clock can be connected to the SYNC pin. The external clock signal overrides the internal oscillator and is used as the system clock. This feature enables the user to synchronize the switching events to a master clock on their board. The internal phase locked loop (PLL) has been implemented to allow synchronization at frequencies between  $\pm 10\%$  of the nominal oscillator frequency. This allows the user to easily switch between the internal oscillator mode and the external clock mode while converting power. Before the external clock is present or after it is removed, the device with default to the internal oscillator setting.

To implement the synchronization feature, connect a square wave clock signal to the SYNC pin with a duty cycle between 20% and 80%. The clock signal amplitude must transition lower than 0.8 V and higher than 2 V. The start of the switching cycle is synchronized to the rising edge of the SYNC pin. The device can be configured for operation in applications where both an internal oscillator mode and an external synchronization clock mode are needed. Before the external clock is present, the switching frequency of the device is set by the internal oscillator. When the external clock is present, the SYNC mode overrides the internal oscillator. The first time the SYNC pin is pulled above the SYNC high threshold (2 V), the device switches from the internal oscillator mode to the SYNC mode and the PLL starts to lock onto the frequency of the external clock. When the external SYNC clock is removed, the converter will transition back to the internal oscillator after 4 internal clock cycles.

### 7.3.6 Soft Start

The TPSM84A21 has a pre-programmed soft start time of 4.1 ms (typ). The soft start time is the time it takes for the output voltage to rise from zero volts to the voltage set by the  $R_{SET}$  resistor. Soft start is an important feature that limits inrush current and reduces the load on the input supply to this device. During soft start, the internal reference voltage is slowly ramped up to the internal reference voltage. This slowly increases the commanded output voltage of the converter and reduces the initial surge in current. During soft start PGOOD remains low, the PLL is not active, and output UVP/OVP faults are disabled.

### 7.3.7 Power Good (PGOOD)

The Power Good (PGOOD) pin is an open drain output. After startup, when the VADJ pin is typically between 95% and 105% of the internal voltage reference, the PGOOD pin pull-down is released and the pin floats. The recommended pull-up resistor value is between 10 k $\Omega$  and 100 k $\Omega$  to a voltage source of 5.5 V or less. For convenience, VG can be used as the pull-up voltage. The PGOOD is in a defined state once the VIN input voltage is greater than approximately 1.2 V, but with reduced current sinking capability. The PGOOD achieves full current sinking capability once the VIN input voltage is above the input UVLO. The PGOOD pin is pulled low when the VADJ pin voltage is typically lower than 95% or greater than 105% of the nominal internal reference voltage. The PGOOD pin is also pulled low if a fault is detected, the EN pin is pulled low, or the converter is performing its soft-start power up sequence.

### 7.3.8 Gate Driver (VG)

A linear regulator internal to the TPSM84A21 generates a 4.8 V internal supply rail on the VG pin. The input of the linear regulator comes from the VIN pin. The VG supply rail is used to power the internal gate drivers and is the input to another regulator that generates the internal supply rails used by the controller. To improve converter efficiency, an external 5 V supply is recommended to be connected to the VG pin, thereby overriding the internal 4.8 V regulator. This external supply must be between 5.0 V and 5.5 V and must be present before applying input voltage to the VIN pin. If not supplying an external voltage to this pin, leave this pin open.

### 7.3.9 Startup into Pre-biased Outputs

The TPSM84A21 prevents the low-side MOSFETs from discharging a pre-biased output. During pre-biased startup, the low-side MOSFETs do not turn on until after the high-side MOSFETs have started switching. The high-side MOSFETs do not start switching until the internal soft-start reference voltage exceeds the voltage at the VADJ pin.

### 7.3.10 Thermal Shutdown

The internal thermal shutdown fault is triggered if the junction temperature exceeds 135°C (typ). This interrupts regulation by making the output high impedance. The device reinitiates the power up sequence when the junction temperature drops below 115°C (typ).

### 7.3.11 Overcurrent Protection

For protection against load faults, the TPSM84A21 incorporates output overcurrent protection. Applying a load that exceeds the module's overcurrent threshold causes the output to shut down and PGOOD is pulled low. Following shut down, the module attempts to restart after a 32.8-ms hiccup interval counter has expired. This provides a hiccup response to an overcurrent condition. During this period, the average current flowing into the fault is significantly reduced which reduces power dissipation. Once the fault is removed, the module automatically recovers and returns to normal operation.

The TPSM84A21 overcurrent trip point is 15 A (typ) when the ILIM pin is left open. This provides enough margin for brief overshoots in inductor currents during a load transient while at the same time protecting against short circuits or other potentially catastrophic faults on the output. The overcurrent trip point can be reduced to 11.25 A (typ) by placing a 47 kΩ between the ILIM pin and PGND. Programming resistors with up to ±5% variation can be used. The current limit selection is latched in at power up and cannot be changed without cycling input power or the EN pin voltage.


### 7.3.12 Output Undervoltage/Overvoltage Protection

The device incorporates an output undervoltage/overvoltage protection (UVP/OVP) circuit to prevent damage to the load. This fault can be triggered during large, fast load transients if insufficient output capacitance is used. The UVP/OVP feature compares the VADJ pin voltage to internal thresholds. If the VADJ pin voltage is lower than 90% or greater than 110% of the nominal internal reference voltage, the module is turned off, a fault is triggered, and the PGOOD pin is pulled low. When the fault hiccup interval is complete, the module will attempt to restart.

### 7.3.13 Enable (EN)

The EN pin provides electrical on and off control of the TPSM84A21. Once the EN pin voltage exceeds the threshold voltage, the device starts operation. If the EN pin voltage is pulled below the threshold voltage, the module stops switching and enters a low power state. There is no voltage hysteresis in the EN threshold. The rising and falling voltage thresholds occur at the same level. The EN pin has an internal pull-up current source, allowing the user to float the EN pin for enabling the device.

If an application requires controlling the EN pin, use an open drain/collector device or a suitable logic gate to interface with the pin. [Figure 15](#) shows controlling the EN/UVLO pin using a MOSFET, Q1. Turning Q1 on, disables the device. Using a voltage supervisor to control the EN pin allows control of the turn-on and turn-off of the device as opposed to relying on the ramp up or down of the input voltage source.



**Figure 15. Enable Control**

### 7.3.14 Undervoltage Lockout (UVLO)

The TPSM84A21 implements internal UVLO circuitry on the VIN pin. The device is disabled when the VIN pin voltage is below the internal VIN UVLO threshold. The internal VIN UVLO rising threshold is 7.65 V(max) with a typical hysteresis of 250 mV.

If an application requires a higher UVLO threshold, the UVLO pin can be configured as shown in Figure 16. The value of  $R_{UVLO1}$  and  $R_{UVLO2}$  can be calculated using Equation 3 and Equation 4 or selected from Table 2. It is recommended to set the UVLO hysteresis of approximately 500mV in order to avoid repeated chatter during start up or shut down. Table 2 shows recommended  $R_{UVLO1}$  and  $R_{UVLO2}$  values for various VIN UVLO rising thresholds, with 500 mV of hysteresis.

$$R_{UVLO1} = \frac{V_{IN(RISE)} - V_{IN(FALL)}}{3 \mu A} \quad (3)$$

$$R_{UVLO2} = \frac{R_{UVLO1} \times 1.23}{V_{IN(FALL)} - 1.23 + (R_{UVLO1} \times 4 \mu A)} \quad (4)$$




Figure 16. Adjustable UVLO

Table 2. Standard Resistor Values For Adjusting VIN UVLO

VIN UVLO RISING THRESHOLD (V)	8.0	8.5	9.0	9.5	10.0
VIN UVLO FALLING THRESHOLD (V)	7.5	8.0	8.5	9.0	9.5
$R_{UVLO1}$ (k $\Omega$ )	169	169	169	169	169
$R_{UVLO2}$ (k $\Omega$ )	29.4	27.4	25.5	24.3	22.6

## 7.4 Device Functional Modes

### 7.4.1 Active Mode

The TPSM84A21 is in Active Mode when VIN is above the UVLO threshold and the EN/UVLO pin voltage is above the EN high threshold. The simplest way to enable the TPSM84A21 is to leave the EN/UVLO pin floating. This allows self start-up of the TPSM84A21 when the input voltage is above the UVLO threshold.

### 7.4.2 Light Load Operation

The TPSM84A21 operates in forced continuous conduction mode (FCCM) under light load conditions. When operating in FCCM, the switching frequency remains constant and the high side and low side MOSFETs are turned on and off in a complementary fashion allowing negative inductor current for part of the switching cycle.

### 7.4.3 Shutdown Mode

The EN/UVLO pin provides electrical ON and OFF control for the TPSM84A21. When the EN/UVLO pin voltage is below the EN threshold, the device is in shutdown mode. In shutdown mode the stand-by current is typically less than 50  $\mu$ A. The TPSM84A21 also employs under voltage lock out protection. If VIN is below the UVLO level, the output of the regulator turns off.

## 8 Application and Implementation

### NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 8.1 Application Information

The TPSM84A21 is a synchronous series capacitor step down DC-DC power module. It is used to convert a higher DC voltage to a lower DC voltage with a maximum output current of 10 A. The following design procedure can be used to select components for the TPSM84A21. Alternately, the WEBENCH® software may be used to generate complete designs. When generating a design, the WEBENCH software utilizes an iterative design procedure and accesses comprehensive databases of components. Please visit [www.ti.com/webench](http://www.ti.com/webench) for more details.

### 8.2 Typical Application

The TPSM84A21 includes both input and output capacitors internal to the device, therefore it only requires a voltage setting resistor and possibly a pull-up resistor on the PGOOD pin in most applications. Figure 17 shows a typical TPSM84A21 schematic with only the minimum required components.



Copyright © 2016, Texas Instruments Incorporated

**Figure 17. Typical Application Schematic**

#### 8.2.1 Design Requirements

For this design example, use the parameters listed in Table 3 and follow the design procedures below.

**Table 3. Design Parameters**

DESIGN PARAMETER	VALUE
Input Voltage $V_{IN}$	12 V typical
Output Voltage $V_{OUT}$	1.0 V
Output Current Rating	10 A
Key care-a-bouts	Tight transient response, small footprint, high efficiency, PGOOD signal
Transient Response Requirements	±2% voltage deviation, 5 A load step, 5 A/μs slew rate

## 8.2.2 Detailed Design Procedure

### 8.2.2.1 Setting the Output Voltage

The output voltage of the TPSM84A21 is externally adjustable using a single resistor ( $R_{SET}$ ). Select the value of  $R_{SET}$  from or calculate using Equation 5:

$$R_{set} = \frac{1}{\frac{V_{out}}{0.508} - 1} \text{ (k}\Omega\text{)} \quad (5)$$

To set the output voltage to 1.0 V, the calculated value for  $R_{SET}$  is 1.03 k $\Omega$ . The closest E96 value is 1.02 k $\Omega$ .

### 8.2.2.2 Input and Output Capacitance

The TPS84A21 requires no external input or output capacitance to operate. Input and output capacitors can be added to improve ripple or transient response. In this design example, in order to meet the  $\pm 2\%$  voltage deviation for a 5-A, 5-A/ $\mu\text{s}$  load step, 100  $\mu\text{F}$  of output capacitance is required.



### 8.2.2.3 Power Good (PGOOD)

Applications requiring voltage rail sequencing can benefit from the PGOOD signal present with the TPSM84A21. The PGOOD pin is an open drain output. When the output voltage is typically between 95% and 105% of the set point, the PGOOD pin pull-down is released and the pin floats, requiring an external pull-up resistor for a high signal. A 10-k $\Omega$  pull-up resistor is placed between the PGOOD pin and an external 5V rail.

### 8.2.2.4 External VG Voltage

The VG supply rail is used to power the internal gate drivers and other internal supply rails used by the controller. For best efficiency, supply an external 5 V to the VG pin, thereby overriding the internal 4.8 V regulator. Expect a 2-3% efficiency improvement by driving the VG pin with an external 5V.

## 8.2.3 Application Curves



## 9 Power Supply Recommendations

The TPSM84A21 is designed to operate from an input voltage supply range between 8 V and 14 V. This input supply should be well regulated and able to withstand maximum input current and maintain a stable voltage. The resistance of the input supply rail should be low enough that an input current transient does not cause a high enough drop at the supply voltage that can cause a false UVLO fault triggering and system reset.

If the input supply is located more than a few inches from the TPSM84A21, additional bulk capacitance may be required at the input pins. A typical recommended amount of bulk input capacitance is 47  $\mu\text{F}$  - 100  $\mu\text{F}$ .

## 10 Layout

### 10.1 Layout Guidelines

To achieve optimal electrical and thermal performance, an optimized PCB layout is required. Figure 20 and Figure 22 show typical, top-side PCB layouts. Some considerations for an optimized layout are:

- Use large copper areas for power planes (VIN, VOUT, and PGND) to minimize conduction loss and thermal stress.
- When adding input and output ceramic capacitors, place them close to the device pins to minimize high frequency noise.
- Locate any additional output capacitors between the ceramic capacitors and the load.
- Keep AGND and PGND separate from one another. The connection is made internal to the device.
- Place  $R_{SET}$  as close as possible to the VADJ pin.
- Use multiple vias to connect the power planes to internal layers.

### 10.2 Layout Examples

The layout shown in Figure 20 shows the minimum solution size with only a single voltage setting resistor (R1) as the only additional required component. Figure 21 shows a typical internal PCB layer with a trace connecting the VS+ pin to VOUT near the load.




Figure 20. Minimum Component Layout




Figure 21. VS+ Trace on Internal Layer

**Layout Examples (continued)**

Figure 22 shows a layout with the placement of additional ceramic input capacitors (C1, C3) and ceramic output capacitors (C2, C4) for designs that require additional ripple reduction or improved transient response. Figure 23 shows a typical internal PCB layer with a trace connecting the VS+ pin to VOUT near the load




Figure 22. Layout with Optional CIN and COUT






Figure 23. VS+ Trace on Internal Layer

### 10.3 EMI


The TPSM84A21 is compliant with EN5022 Class B radiated emissions. [Figure 24](#) to [Figure 27](#) show typical examples of radiated emissions plots for the TPSM84A21. Graphs included show plots of the antenna in the horizontal and vertical positions.




**Figure 24. Radiated Emissions 12-V Input, 0.8-V Output, 10-A Load, Horizontal Antenna**



**Figure 25. Radiated Emissions 12-V Input, 0.8-V Output, 10-A Load, Vertical Antenna**



**Figure 26. Radiated Emissions 12-V Input, 1.2-V Output, 10-A Load, Horizontal Antenna**



**Figure 27. Radiated Emissions 12-V Input, 1.2-V Output, 10-A Load, Vertical Antenna**

## 11 Device and Documentation Support

### 11.1 Documentation Support

#### 11.1.1 Related Documentation

For related documentation see the following:

- [TPSM84A22, 8-V to 14-V Input, 1.2-V to 2.05-V Output, 10-A SWIFT™ Power Module](#), SLVSDF8
- [TPS54A20 8-V to 14-V Input, 10-A, up to 10-MHz SWIFT™ Step Down Converter](#), SLVSCQ8

#### 11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 11.4 Trademarks

SWIFT, E2E are trademarks of Texas Instruments.  
 WEBENCH is a registered trademark of Texas Instruments.  
 All other trademarks are the property of their respective owners.

#### 11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 11.6 Glossary


[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.


## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## 12.1 Tape and Reel Information




### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPSM84A21MOJR	QFM	MOJ	20	500	330.0	24.4	9.35	15.35	3.1	16.0	24.0	Q1
TPSM84A21MOJT	QFM	MOJ	20	250	330.0	24.4	9.35	15.35	3.1	16.0	24.0	Q1

**TPSM84A21**

SLVSDF7A – DECEMBER 2016 – REVISED JULY 2017

[www.ti.com](http://www.ti.com)
**TAPE AND REEL BOX DIMENSIONS**


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPSM84A21MOJR	QFM	MOJ	20	500	383.0	353.0	58.0
TPSM84A21MOJT	QFM	MOJ	20	250	383.0	353.0	58.0

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPSM84A21MOJR	ACTIVE	QFM	MOJ	20	500	RoHS (In Work) & Green (In Work)	NIAU	Level-3-260C-168 HR	-40 to 85	TPSM84A21	<a href="#">Samples</a>
TPSM84A21MOJT	ACTIVE	QFM	MOJ	20	250	RoHS (In Work) & Green (In Work)	NIAU	Level-3-260C-168 HR	-40 to 85	TPSM84A21	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPSM84A21MOJR	QFM	MOJ	20	500	330.0	24.4	9.35	15.35	3.1	16.0	24.0	Q1
TPSM84A21MOJT	QFM	MOJ	20	250	330.0	24.4	9.35	15.35	3.1	16.0	24.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPSM84A21MOJR	QFM	MOJ	20	500	383.0	353.0	58.0
TPSM84A21MOJT	QFM	MOJ	20	250	383.0	353.0	58.0




# EXAMPLE BOARD LAYOUT

MOJ0020A

QFM - 2.3 mm max height

QUAD FLAT MODULE



NOTES: (continued)


3. This package is designed to be soldered to thermal pads on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/sluea271](http://www.ti.com/lit/sluea271)).
4. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view.

# EXAMPLE STENCIL DESIGN

MOJ0020A

QFM - 2.3 mm max height

QUAD FLAT MODULE



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<https://www.ti.com/legal/termsofsale.html>) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2021, Texas Instruments Incorporated

## Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

 [View TPSM84A21MOJT](#) on WIN SOURCE

 [Texas Instruments](#) Information

## Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management