



**THE DATASHEET OF
LTC1821BCGW#TRPBF**



16-Bit, Ultra Precise, Fast Settling V_{OUT} DAC

FEATURES

- **2 μ s Settling to 0.0015% for 10V Step**
- **1LSB Max DNL and INL Over Industrial Temperature Range**
- On-Chip 4-Quadrant Resistors Allow Precise 0V to 10V, 0V to -10V or $\pm 10V$ Outputs
- Low Glitch Impulse: 2nV•s
- Low Noise: 13nV/ \sqrt{Hz}
- 36-Lead SSOP Package
- Power-On Reset
- Asynchronous Clear Pin
LTC1821: Reset to Zero Scale
LTC1821-1: Reset to Midscale

APPLICATIONS

- Process Control and Industrial Automation
- Precision Instrumentation
- Direct Digital Waveform Generation
- Software-Controlled Gain Adjustment
- Automatic Test Equipment

DESCRIPTION

The LTC[®]1821 is a parallel input 16-bit multiplying voltage output DAC that operates from analog supply voltages of $\pm 5V$ up to $\pm 15V$. INL and DNL are accurate to 1LSB over the industrial temperature range in both unipolar 0V to 10V and bipolar $\pm 10V$ modes. Precise 16-bit bipolar $\pm 10V$ outputs are achieved with on-chip 4-quadrant multiplication resistors. The LTC1821 is available in a 36-lead SSOP package and is specified over the industrial temperature range.


The device includes an internal deglitcher circuit that reduces the glitch impulse to less than 2nV•s (typ). The LTC1821 settles to 1LSB in 2 μ s with a full-scale 10V step. The combination of fast, precise settling and ultra low glitch make the LTC1821 ideal for precision industrial control applications.

The asynchronous \overline{CLR} pin resets the LTC1821 to zero scale and resets the LTC1821-1 to midscale.


LT, LTC and LT are registered trademarks of Linear Technology Corporation.

TYPICAL APPLICATION

16-Bit, 4-Quadrant Multiplying DAC with a Minimum of External Components



**LTC1821/LTC1821-1
Integral Nonlinearity**



ABSOLUTE MAXIMUM RATINGS

(Note 1)

V_{CC} to AGNDF, AGNDS	-0.3V to 7V
V_{CC} to DGND	-0.3V to 7V
Total Supply Voltage (V^+ to V^-)	36V
AGNDF, AGNDS to DGND	$V_{CC} + 0.3V$
DGND to AGNDF, AGNDS	$V_{CC} + 0.3V$
REF, R_{COM} to AGNDF, AGNDS, DGND	$\pm 15V$
R_{OFS} , R_{FB} , R_1 , to AGNDF, AGNDS, DGND	$\pm 15V$
Digital Inputs to DGND	-0.3V to ($V_{CC} + 0.3V$)
I_{OUT} to AGNDF, AGNDS	-0.3V to ($V_{CC} + 0.3V$)
Maximum Junction Temperature	150°C
Operating Temperature Range	
LTC1821C/LTC1821-1C	0°C to 70°C
LTC1821I/LTC1821-1I	-40°C to 85°C
Storage Temperature Range	-65°C to 150°C
Lead Temperature (Soldering, 10 sec)	300°C

PACKAGE/ORDER INFORMATION

TOP VIEW		ORDER PART NUMBER
DGND	1	36] D4
V_{CC}	2	35] D5
D3	3	34] D6
D2	4	33] D7
D1	5	32] D8
D0	6	31] D9
CLR	7	30] D10
REF	8	29] D11
R_{COM}	9	28] D12
R_1	10	27] D13
R_{OFS}	11	26] D14
R_{FB}	12	25] D15
VOUT	13	24] WR
I_{OUT}	14	23] LD
V^+	15	22] NC
AGNDS	16	21] DNC*
AGNDF	17	20] V^-
DNC*	18	19] DNC*

GW PACKAGE
 36-LEAD PLASTIC SSOP WIDE
 $T_{JMAX} = 125^\circ C$, $\theta_{JA} = 80^\circ C/W$
 *DO NOT CONNECT

LTC1821ACGW
 LTC1821BCGW
 LTC1821-1ACGW
 LTC1821-1BCGW
 LTC1821AIGW
 LTC1821BIGW
 LTC1821-1AIGW
 LTC1821-1BIGW

Consult factory for parts specified with wider operating temperature ranges.

ELECTRICAL CHARACTERISTICS

The ● denotes specifications which apply over the full operating temperature range, otherwise specifications are $T_A = T_{MIN}$ to T_{MAX} , $V^+ = 15V$, $V^- = -15V$, $V_{CC} = 5V$, $V_{REF} = 10V$, AGNDF = AGNDS = DGND = 0V.

SYMBOL	PARAMETER	CONDITIONS	LTC1821B/-1B			LTC1821A/-1A			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
Accuracy									
	Resolution		●	16			16		Bits
	Monotonicity		●	16			16		Bits
INL	Integral Nonlinearity	$T_A = 25^\circ C$ (Note 2) T_{MIN} to T_{MAX}	●		± 2		± 0.25 ± 1		LSB
			●		± 2		± 0.35 ± 1		LSB
DNL	Differential Nonlinearity	$T_A = 25^\circ C$ T_{MIN} to T_{MAX}	●		± 1		± 0.2 ± 1		LSB
			●		± 1		± 0.2 ± 1		LSB
GE	Gain Error	Unipolar Mode $T_A = 25^\circ C$ (Note 3) T_{MIN} to T_{MAX}	●		± 16		± 5 ± 16		LSB
			●		± 24		± 8 ± 16		LSB
		Bipolar Mode $T_A = 25^\circ C$ (Note 3) T_{MIN} to T_{MAX}	●		± 16		± 2 ± 16		LSB
			●		± 24		± 5 ± 16		LSB
	Gain Temperature Coefficient	$\Delta Gain/\Delta Temperature$ (Note 4)	●	1	3		1 3		ppm/°C
	Unipolar Zero-Scale Error	$T_A = 25^\circ C$ T_{MIN} to T_{MAX}	●		± 3		± 0.25 ± 2		LSB
			●		± 6		± 0.50 ± 4		LSB
	Bipolar Zero Error	$T_A = 25^\circ C$ T_{MIN} to T_{MAX}	●		± 12		± 2 ± 8		LSB
			●		± 16		± 3 ± 10		LSB
PSRR	Power Supply Rejection Ratio	$V_{CC} = 5V \pm 10\%$ V^+ , $V^- = \pm 4.5V$ to $\pm 16.5V$	●		2		0.7 2		LSB/V
			●		± 2		± 0.1 ± 2		LSB/V

ELECTRICAL CHARACTERISTICS

The ● denotes specifications which apply over the full operating temperature range, otherwise specifications are $T_A = T_{MIN}$ to T_{MAX} , $V^+ = 15V$, $V^- = -15V$, $V_{CC} = 5V$, $V_{REF} = 10V$, $AGNDF = AGNDS = DGND = 0V$.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Reference Input							
R_{REF}	DAC Input Resistance (Unipolar)	(Note 6)	●	4.5	6	10	k Ω
R1/R2	R1/R2 Resistance (Bipolar)	(Notes 6, 11)	●	9	12	20	k Ω
R_{OFS} , R_{FB}	Feedback and Offset Resistances	(Note 6)	●	9	12	20	k Ω
AC Performance (Note 4)							
	Output Voltage Settling Time	$\Delta V_{OUT} = 10V$ (Notes 7, 8)			2		μs
	Midscale Glitch Impulse	(Note 10)			2		nV•s
	Digital-Feedthrough	(Note 9)			2		nV•s
	Multiplying Feedthrough Error	$V_{REF} = \pm 10V$, 10kHz Sine Wave (Note 7)			1		mV _{P-P}
	Multiplying Bandwidth	Code = Full Scale (Note 7)			600		kHz
	Output Noise Voltage Density	1kHz to 100kHz (Note 7) Code = Zero Scale Code = Full Scale			13 20		nV/ \sqrt{Hz} nV/ \sqrt{Hz}
	Output Noise Voltage	0.1Hz to 10Hz (Note 7) Code = Zero Scale Code = Full Scale			0.45 1		μV_{RMS} μV_{RMS}
	1/f Noise Corner	(Note 7)			30		Hz
Analog Outputs (Note 4)							
V_{OUT}	DAC Output Swing	$R_L = 2k$, $V^+ = 15V$, $V^- = -15V$ $R_L = 2k$, $V^+ = 5V$, $V^- = -5V$	● ●	± 12.6 ± 2.6			V V
	DAC Output Load Regulation	$V^+ = 15V$, $V^- = -15V$, $\pm 5mA$ Load	●		0.02	0.2	LSB/mA
I_{SC}	Short-Circuit Current	$V_{OUT} = 0V$, $V^+ = 15V$, $V^- = -15V$	●	12	40		mA
SR	Slew Rate	$R_L = 2k$, $V^+ = 15V$, $V^- = -15V$ $R_L = 2k$, $V^+ = 5V$, $V^- = -5V$			20 14		V/ μs V/ μs
Digital Inputs							
V_{IH}	Digital Input High Voltage		●	2.4			V
V_{IL}	Digital Input Low Voltage		●			0.8	V
I_{IN}	Digital Input Current		●		0.001	± 1	μA
C_{IN}	Digital Input Capacitance	(Note 4) $V_{IN} = 0V$	●			8	pF
Timing Characteristics							
t_{DS}	Data to \overline{WR} Setup Time		●	60	20		ns
t_{DH}	Data to \overline{WR} Hold Time		●	0	-12		ns
$t_{\overline{WR}}$	\overline{WR} Pulse Width		●	60	25		ns
t_{LD}	LD Pulse Width		●	110	55		ns
t_{CLR}	Clear Pulse Width		●	60	40		ns
t_{LWD}	\overline{WR} to LD Delay Time		●	0			ns
Power Supply							
I_{CC}	Supply Current, V_{CC}	Digital Inputs = 0V or V_{CC}	●		1.5	10	μA
I_S	Supply Current, V^+ , V^-	$\pm 15V$ $\pm 5V$	● ●		4.5 4.0	7.0 6.8	mA mA
V_{CC}	Supply Voltage		●	4.5	5	5.5	V
V^+	Supply Voltage		●	4.5		16.5	V
V^-	Supply Voltage		●	-16.5		-4.5	V

ELECTRICAL CHARACTERISTICS

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

Note 2: $\pm 1\text{LSB} = \pm 0.0015\%$ of full scale = $\pm 15.3\text{ppm}$ of full scale.

Note 3: Using internal feedback resistor.

Note 4: Guaranteed by design, not subject to test.

Note 5: I_{OUT} with DAC register loaded to all 0s.

Note 6: Typical temperature coefficient is $100\text{ppm}/^\circ\text{C}$.

Note 7: Measured in unipolar mode.

Note 8: To 0.0015% for a full-scale change, measured from the rising edge of LD.


Note 9: REF = 0V. DAC register contents changed from all 0s to all 1s or all 1s to all 0s. LD low and $\overline{\text{WR}}$ high.

Note 10: Midscale transition code: 0111 1111 1111 1111 to 1000 0000 0000 0000. Unipolar mode, $C_{\text{FEEDBACK}} = 33\text{pF}$.

Note 11: R1 and R2 are measured between R1 and R_{COM} , REF and R_{COM} .


TYPICAL PERFORMANCE CHARACTERISTICS

Midscale Glitch Impulse




1821 G01

Full-Scale Setting Waveform




1821 G02

**Unipolar Multiplying Mode
Signal-to-(Noise + Distortion)
vs Frequency**




1821 G03

**Bipolar Multiplying Mode
Signal-to-(Noise + Distortion)
vs Frequency, Code = All Zeros**




1821 G04

**Bipolar Multiplying Mode
Signal-to-(Noise + Distortion)
vs Frequency, Code = All Ones**



1821 G05


**V_{CC} Supply Current vs Digital
Input Voltage**



1821 G06


TYPICAL PERFORMANCE CHARACTERISTICS

Logic Threshold vs V_{CC} Supply Voltage




1821 G07

Integral Nonlinearity (INL)




1821 G08

Differential Nonlinearity (DNL)




1821 G09

Integral Nonlinearity vs Reference Voltage in Unipolar Mode




1821 G10

Integral Nonlinearity vs Reference Voltage in Bipolar Mode




1821 G11

Differential Nonlinearity vs Reference Voltage in Unipolar Mode




1821 G12

Differential Nonlinearity vs Reference Voltage in Bipolar Mode




1821 G13

Integral Nonlinearity vs V_{CC} Supply Voltage in Unipolar Mode



1821 G14


Integral Nonlinearity vs V_{CC} Supply Voltage in Bipolar Mode



1821 G15


TYPICAL PERFORMANCE CHARACTERISTICS

Differential Nonlinearity vs V_{CC} Supply Voltage in Unipolar Mode




1821 G16

Differential Nonlinearity vs V_{CC} Supply Voltage in Bipolar Mode




1821 G17

Unipolar Multiplying Mode Frequency Response vs Digital Code




1821 G18

Bipolar Multiplying Mode Frequency Response vs Digital Code



1821 G19




Bipolar Multiplying Mode Frequency Response vs Digital Code



1821 G20

*DAC ZERO VOLTAGE OUTPUT LIMITED BY BIPOLAR ZERO ERROR TO -96dB TYPICAL (-78dB MAX, A GRADE)

*DAC ZERO VOLTAGE OUTPUT LIMITED BY BIPOLAR ZERO ERROR TO -96dB TYPICAL (-78dB MAX, A GRADE)



PIN FUNCTIONS

DGND (Pin 1): Digital Ground. Connect to analog ground.

V_{CC} (Pin 2): Positive Supply Input. $4.5V \leq V_{CC} \leq 5.5V$. Requires a bypass capacitor to ground.

D3 (Pin 3): Digital Input Data Bit 3.

D2 (Pin 4): Digital Input Data Bit 2.

D1 (Pin 5): Digital Input Data Bit 1.

D0 (Pin 6): LSB or Digital Input Data Bit 0.

$\overline{\text{CLR}}$ (Pin 7): Digital Clear Control Function for the DAC. When $\overline{\text{CLR}}$ is taken to a logic low, it sets the DAC output and all internal registers to: zero code for the LTC1821 and midscale code for the LTC1821-1.

REF (Pin 8): Reference Input and 4-Quadrant Resistor R2. Typically $\pm 10V$, accepts up to $\pm 15V$. In 2-quadrant mode, tie this pin to the external reference signal. In 4-quadrant mode, this pin is driven by external inverting reference amplifier.

R_{COM} (Pin 9): Center Tap Point of the Two 4-Quadrant Resistors R1 and R2. Normally tied to the inverting input of an external amplifier in 4-quadrant operation. Otherwise this pin is shorted to the REF pin. See Figures 1 and 2.

R1 (Pin 10): 4-Quadrant Resistor R1. In 2-quadrant operation, short this pin to the REF pin. In 4-quadrant mode, tie this pin to the external reference signal.

R_{OFFS} (Pin 11): Bipolar Offset Resistor. Typically swings $\pm 10V$, accepts up to $\pm 15V$. For 2-quadrant operation, tie this pin to R_{FB} and for 4-quadrant operation, tie this pin to R1.

R_{FB} (Pin 12): Feedback Resistor. Normally connected to V_{OUT}. Typically swings $\pm 10V$. The voltage at this pin swings 0 to V_{REF} in unipolar mode and $\pm V_{REF}$ in bipolar mode.

V_{OUT} (Pin 13): DAC Voltage Output. Normally connected to R_{FB} and to I_{OUT} through a 22pF feedback capacitor in unipolar mode (15pF in bipolar mode). Typically swings $\pm 10V$.

I_{OUT} (Pin 14): DAC Current Output. Normally tied through a 22pF feedback capacitor in unipolar mode (15pF in bipolar mode) to V_{OUT}.

V⁺ (Pin 15): Amplifier Positive Supply. Range is 4.5V to 16.5V.

AGNDS (Pin 16): Analog Ground Sense. Connect to analog ground.

AGNDF (Pin 17): Analog Ground Force. Connect to analog ground.

DNC (Pin 18, 19, 21): Connected internally. Do not connect external circuitry to these pins.

V⁻ (Pin 20): Amplifier Negative Supply. Range is $-4.5V$ to $-16.5V$.

NC (Pin 22): No Connection.

LD (Pin 23): DAC Digital Input Load Control Input. When LD is taken to a logic high, data is loaded from the input register into the DAC register, updating the DAC output.

$\overline{\text{WR}}$ (Pin 24): DAC Digital Write Control Input. When $\overline{\text{WR}}$ is taken to a logic low, data is written from the digital input pins into the 16-bit wide input register.

D15 (Pins 25): MSB or Digital Input Data Bit 15.

D14 (Pin 26): Digital Input Data Bit 14.

D13 (Pin 27): Digital Input Data Bit 13.

D12 (Pin 28): Digital Input Data Bit 12.

D11 (Pin 29): Digital Input Data Bit 11.

D10 (Pin 30): Digital Input Data Bit 10.

D9 (Pin 31): Digital Input Data Bit 9.

D8 (Pin 32): Digital Input Data Bit 8.


D7 (Pin 33): Digital Input Data Bit 7.

D6 (Pin 34): Digital Input Data Bit 6.

D5 (Pin 35): Digital Input Data Bit 5.

D4 (Pin 36): Digital Input Data Bit 4.

TIMING DIAGRAM



APPLICATIONS INFORMATION

Description

The LTC1821 is a 16-bit voltage output DAC with a full parallel 16-bit digital interface. The device can operate from 5V and ± 15 supplies and provides both unipolar 0V to -10 V or 0V to 10V and bipolar ± 10 V output ranges from a 10V or -10 V reference input. Additionally, the power supplies for the LTC1821 can go as low as 4.5V and ± 4.5 V. In this case for a 2.5V or -2.5 V reference, the output range is 0V to -2.5 V, 0V to 2.5V and ± 2.5 V. The LTC1821 has three additional precision resistors on chip for bipolar operation. Refer to the block diagram regarding the following description.

The 16-bit DAC consists of a precision R-2R ladder for the 13 LSBs. The three MSBs are decoded into seven segments of resistor value R. Each of these segments and the R-2R ladder carries an equally weighted current of one eighth of full scale. The feedback resistor R_{FB} and 4-quadrant resistor R_{OFS} have a value of R/4. 4-quadrant resistors R1 and R2 have a magnitude of R/4. R1 and R2 together with an external op amp (see Figure 2) inverts the reference input voltage and applies it to the 16-bit DAC input REF, in 4-quadrant operation. The REF pin presents a constant input impedance of R/8 in unipolar mode and R/12 in bipolar mode.

The LTC1821 contains an onboard precision high speed amplifier. This amplifier together with the feedback resistor (R_{FB}) form a precision current-to-voltage converter for the DAC's current output. The amplifier has very low noise, offset, input bias current and settles in less than 2μ s to 0.0015% for a 10V step. It can sink and source 22mA (± 15 V) typically and can drive a 300pF capacitive load. An added feature of these devices, especially for waveform generation, is a proprietary deglitcher that reduces glitch impulse to below 2nV-s over the DAC output voltage range.

Digital Section

The LTC1821 has a 16-bit wide full parallel data bus input. The device is double-buffered with two 16-bit registers. The double-buffered feature permits the update of several DACs simultaneously. The input register is loaded directly from a 16-bit microprocessor bus when the \overline{WR} pin is brought to a logic low level. The second register (DAC register) is updated with the data from the input register when the LD signal is brought to a logic high. Updating the DAC register updates the DAC output with the new data. To make both registers transparent in flowthrough mode, tie \overline{WR} low and LD high. However, this defeats the deglitcher operation and output glitch impulse may increase. The deglitcher is activated on the rising edge of the LD pin. The

APPLICATIONS INFORMATION

Precision Voltage Reference Considerations

Because of the extremely high accuracy of the 16-bit LTC1821, careful thought should be given to the selection of a precision voltage reference. As shown in the section describing the basic operation of the LTC1821, the output voltage of the DAC circuit is directly affected by the voltage reference; thus, any voltage reference error will appear as a DAC output voltage error.

There are three primary error sources to consider when selecting a precision voltage reference for 16-bit applications: output voltage initial tolerance, output voltage temperature coefficient (TC), and output voltage noise.

Initial reference output voltage tolerance, if uncorrected, generates a full-scale error term. Choosing a reference with low output voltage initial tolerance, like the LT1236 ($\pm 0.05\%$), minimizes the gain error due to the reference; however, a calibration sequence that corrects for system zero- and full-scale error is always recommended.

A reference's output voltage temperature coefficient affects not only the full-scale error, but can also affect the circuit's INL and DNL performance. If a reference is chosen with a loose output voltage temperature coefficient, then the DAC output voltage along its transfer characteristic will be very dependent on ambient conditions. Minimizing the error due to reference temperature coefficient can be achieved by choosing a precision reference with a low output voltage temperature coefficient and/or tightly controlling the ambient temperature of the circuit to minimize temperature gradients.

As precision DAC applications move to 16-bit and higher performance, reference output voltage noise may contribute a dominant share of the system's noise floor. This in turn can degrade system dynamic range and signal-to-noise ratio. Care should be exercised in selecting a voltage

reference with as low an output noise voltage as practical for the system resolution desired. Precision voltage references, like the LT1236, produce low output noise in the 0.1Hz to 10Hz region, well below the 16-bit LSB level in 5V or 10V full-scale systems. However, as the circuit bandwidths increase, filtering the output of the reference may be required to minimize output noise.

Grounding


As with any high resolution converter, clean grounding is important. A low impedance analog ground plane and star grounding should be used. AGNDF and AGNDS must be tied to the star ground with as low a resistance as possible. When it is not possible to locate star ground close to AGNDF and AGNDS, separate traces should be used to route these pins to the star ground. This minimizes the voltage drop from these pins to ground due to the code dependent current flowing into the ground plane. If the resistance of these separate circuit board traces exceeds 1Ω , the circuit of Figure 3 eliminates this code dependent voltage drop error for high resistance traces.

To calculate PC track resistance in squares, divide the length of the PC track by the width and multiply this result by the sheet resistance of copper foil. For 1 oz copper (≈ 1.4 mils thick), the sheet resistance is 0.045Ω per square.

Table 2. Partial List of LTC Precision References Recommended for Use with the LTC1821, with Relevant Specifications


REFERENCE	INITIAL TOLERANCE	TEMPERATURE DRIFT	0.1Hz to 10Hz NOISE
LT1019A-5, LT1019A-10	$\pm 0.05\%$	5ppm/ $^{\circ}\text{C}$	12 $\mu\text{V}_{\text{P-P}}$
LT1236A-5, LT1236A-10	$\pm 0.05\%$	5ppm/ $^{\circ}\text{C}$	3 $\mu\text{V}_{\text{P-P}}$
LT1460A-5, LT1460A-10	$\pm 0.075\%$	10ppm/ $^{\circ}\text{C}$	20 $\mu\text{V}_{\text{P-P}}$
LT1790A-2.5	$\pm 0.05\%$	10ppm/ $^{\circ}\text{C}$	12 $\mu\text{V}_{\text{P-P}}$

APPLICATIONS INFORMATION



*DO NOT CONNECT

ALTERNATE AMPLIFIER FOR OPTIMUM SETTLING TIME PERFORMANCE




1821 F03

Figure 3. Driving AGNDF and AGNDS with a Force/Sense Amplifier

PACKAGE DESCRIPTION

Dimensions in inches (millimeters) unless otherwise noted.

GW Package
36-Lead Plastic SSOP (Wide 0.300)
(LTC DWG # 05-08-1642)



NOTE: DIMENSIONS ARE IN MILLIMETERS

*DIMENSION DOES NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.152mm (0.006") PER SIDE

**DIMENSION DOES NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.254mm (0.010") PER SIDE

GW36 SSOP 1088

RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS	
ADCs	LTC1417	Low Power 400ksps, 14-Bit ADC	20mW, Single or $\pm 5V$, Serial I/O
	LTC1418	14-Bit, 200ksps, Single 5V ADC	15mW, Serial/Parallel $\pm 10V$
	LTC1604/LTC1608	16-Bit, 333ksps/500ksps, $\pm 5V$ ADC	90dB SINAD, 100dB THD, $\pm 2.5V$ Inputs
	LTC1605/LTC1606	16-Bit, 100ksps/250ksps, Single 5V ADC	$\pm 10V$ Inputs, 55mW/75mW, Byte or Parallel I/O
	LTC1609	16-Bit, 200ksps, Single 5V ADC	$\pm 10V$ Inputs, 65mW, Serial I/O
	LTC2400	24-Bit, Micropower $\Delta\Sigma$ ADC in SO-8	0.3ppm Noise, 4ppm INL, 10ppm Total Unadjusted Error, 200 μA
	LTC2410	24-Bit, Fully Differential, No Latency $\Delta\Sigma$ ADC	0.16ppm Noise, 2ppm INL, 10ppm Total Unadjusted Error, 200 μA
DACs	LTC1591/LTC1597	Parallel 14-/16-Bit Current Output DACs	On-Chip 4-Quadrant Resistors
	LTC1595/LTC1596	Serial 16-Bit Current Output DACs in SO-8/S16	Low Glitch, $\pm 1LSB$ Maximum INL, DNL
	LTC1599	Parallel 2 Byte 16-Bit Current Output DAC	On-Chip 4-Quadrant Resistors
	LTC1650	Serial 16-Bit $\pm 5V$ Voltage Output DAC	Low Noise and Low Glitch Rail-to-Rail V_{OUT}
	LTC1654	Dual 14-Bit Rail-to-Rail V_{OUT} DAC	Programmable Speed/Power, 3.5 μs /750 μA , 8 μs /450 μA
	LTC1655/LTC1655L	Serial 5V/3V 16-Bit Voltage Output DAC in SO-8	Low Power, Deglitched, Rail-to-Rail V_{OUT}
	LTC1657/LTC1657L	Parallel 5V/3V 16-Bit Voltage Output DAC	Low Power, Deglitched, Rail-to-Rail V_{OUT}
	LTC1658	Serial 14-Bit Voltage Output DAC	Low Power, 8-Lead MSOP Rail-to-Rail V_{OUT}
Op Amps	LT1001	Precision Operational Amplifier	Low Offset, Low Drift
	LT1468	90MHz, 22V/ μs , 16-Bit Accurate Op Amp	Precise, 1 μs Settling to 0.0015%
References	LT1019	Bandgap Reference	$\pm 0.05\%$ Initial Tolerance, 5ppm/ $^{\circ}C$
	LT1236	Precision Buried Zener Reference	$\pm 0.05\%$ Initial Tolerance, Low Noise 3 μV_{P-P}
	LT1460	Micropower Bandgap Reference	$\pm 0.075\%$ Initial Tolerance, 10ppm/ $^{\circ}C$
	LT1790	SOT-23 Micropower, Low Dropout Reference	$\pm 0.05\%$ Initial Tolerance, 10ppm/ $^{\circ}C$

Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

 [View LTC1821BCGW#TRPBF on WIN SOURCE](#)

 [Analog Devices Inc. Information](#)

Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management