



**THE DATASHEET OF
AD9641BCPZ-80**



FEATURES

JESD204A coded serial digital outputs
SNR = 73.7 dBFS at 70 MHz/80 MSPS
SNR = 72.8 dBFS at 70 MHz and 155 MSPS
SFDR = 94 dBc at 70 MHz and 80 MSPS
SFDR = 90 dBc at 70 MHz and 155 MSPS
Low power: 238 mW at 80 MSPS, 313 mW at 155 MSPS
1.8 V supply operation
Integer 1-to-8 input clock divider
IF sampling frequencies to 250 MHz
-148.6 dBFS/Hz input noise at 180 MHz and 80 MSPS
-148.1 dBFS/Hz input noise at 180 MHz and 155 MSPS
Programmable internal ADC voltage reference
Flexible analog input range: 1.4 V p-p to 2.1 V p-p
ADC clock duty cycle stabilizer (DCS)
Serial port control
User-configurable, built-in self-test (BIST) capability
Energy-saving power-down modes

APPLICATIONS

Communications
Diversity radio systems
Multimode digital receivers (3G and 4G)
GSM, EDGE, W-CDMA, LTE,
CDMA2000, WiMAX, TD-SCDMA
Smart antenna systems
General-purpose software radios
Broadband data applications
Ultrasound equipment

GENERAL DESCRIPTION

The **AD9641** is a 14-bit, 80 MSPS/155 MSPS analog-to-digital converter (ADC) with a high speed serial output interface. The **AD9641** is designed to support communications applications where high performance, combined with low cost, small size, and versatility, is desired. The JESD204A high speed serial interface reduces board routing requirements and lowers pin count requirements for the receiving device.

The ADC core features a multistage, differential pipelined architecture with integrated output error correction logic. The ADC features wide bandwidth, differential sample-and-hold, analog input amplifiers that support a variety of user-selectable input ranges. An integrated voltage reference eases the design considerations. A duty cycle stabilizer (DCS) is provided to compensate for variations in the ADC clock duty cycle, allowing the converter to maintain excellent performance.

Rev. B

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

The ADC output data is routed directly to the JESD204A serial output port. This output is at CML voltage levels. A CMOS or LVDS synchronization input (DSYNC) is provided.

The flexible power-down options allow significant power savings, when desired.

Programming for setup and control is accomplished using a 3-wire SPI-compatible serial interface.

The **AD9641** is available in a 32-lead LFCSP and is specified over the industrial temperature range of -40°C to $+85^{\circ}\text{C}$.

This product is protected by a U.S. patent.

PRODUCT HIGHLIGHTS

1. An on-chip PLL allows users to provide a single ADC sampling clock. The PLL multiplies the ADC sampling clock to produce the corresponding JESD204A data rate clock.
2. The configurable JESD204A output block coded data rate supports up to 1.6 Gbps.
3. A proprietary differential input maintains excellent SNR performance for input frequencies of up to 250 MHz.
4. Operation is from a single 1.8 V power supply.
5. The standard serial port interface (SPI) supports various product features and functions, such as data formatting (offset binary, twos complement, or Gray coding), controlling the clock DCS, power-down, test modes, voltage reference mode, and serial output configuration.

TABLE OF CONTENTS

Features	1	Voltage Reference	19
Applications	1	Clock Input Considerations	19
General Description	1	Chip Synchronization	20
Functional Block Diagram	1	Power Dissipation and Standby Mode	21
Product Highlights	1	Digital Outputs	21
Revision History	2	Built-In Self-Test (BIST) and Output Test	25
Specifications	3	Built-In Self-Test (BIST)	25
ADC DC Specifications	3	Output Test Modes	25
ADC AC Specifications	4	Serial Port Interface (SPI)	27
Digital Specifications	5	Configuration Using the SPI	27
Switching Specifications	6	Hardware Interface	28
Timing Specifications	7	SPI Accessible Features	28
Absolute Maximum Ratings	8	Memory Map	29
Thermal Characteristics	8	Reading the Memory Map Register Table	29
ESD Caution	8	Memory Map Register Table	29
Pin Configuration and Function Descriptions	9	Memory Map Register Descriptions	32
Typical Performance Characteristics	10	Applications Information	35
Equivalent Circuits	16	Design Guidelines	35
Theory of Operation	17	Outline Dimensions	36
ADC Architecture	17	Ordering Guide	36
Analog Input Considerations	17		

REVISION HISTORY

1/12—Rev. A to Rev. B

Change to General Description Section	1
Changes to Table 2	4

8/11—Rev. 0 to Rev. A

Added Model -155	Throughout
Changes to Features	1
Changes to Table 1	3
Changes to Table 2	4
Changes to Table 4	6
Changes to Figure 11 to Figure 14 Captions	11

Added Figure 23 to Figure 40; Renumbered Sequentially	13
Changes to Clock Input Considerations Section	19
Changes to Digital Outputs and Timing Section	23
Moved Figure 65 and Figure 66	23
Added Figure 68	24
Changes to Output Test Modes Section	25
Changes to SPI Accessible Features Section	28
Changes to Addr (Hex) 0x02, Table 17	29
Changes to Ordering Guide	36

7/10—Revision 0: Initial Version

SPECIFICATIONS

ADC DC SPECIFICATIONS

AVDD = 1.8 V, DRVDD = 1.8 V, maximum sample rate, 1.75 V p-p differential input, VIN = -1.0 dBFS differential input, DCS enabled, unless otherwise noted.

Table 1.

Parameter	Temperature	AD9641-80			AD9641-155			Unit
		Min	Typ	Max	Min	Typ	Max	
RESOLUTION	Full	14			14			Bits
ACCURACY								
No Missing Codes	Full	Guaranteed			Guaranteed			
Offset Error	Full		±2	±10		±2	±11	mV
Gain Error	Full	-7	-2.5	+1	-7.5	-2.5	+1	% FSR
Differential Nonlinearity (DNL) ¹	Full			±0.55			±0.55	LSB
	25°C		±0.3			±0.3		LSB
Integral Nonlinearity (INL) ¹	Full			±1.1			±1.2	LSB
	25°C		±0.5			±0.5		LSB
TEMPERATURE DRIFT								
Offset Error	Full		±2			±2		ppm/°C
Gain Error	Full		±35			±35		ppm/°C
INPUT REFERRED NOISE	25°C		0.7			0.7		LSB rms
ANALOG INPUT								
Input Span	Full	1.383	1.75	2.087	1.383	1.75	2.087	V p-p
Input Capacitance ²	Full		6			5		pF
Input Resistance	Full		20			20		kΩ
VCM OUTPUT LEVEL	Full	0.88	0.9	0.92	0.87	0.9	0.92	V
POWER SUPPLIES								
Supply Voltage								
AVDD	Full	1.7	1.8	1.9	1.7	1.8	1.9	V
DRVDD	Full	1.7	1.8	1.9	1.7	1.8	1.9	V
Supply Current								
IAVDD ¹	Full		96	100		121	132	mA
IDRVDD ¹	Full		36	40		51	54	mA
POWER CONSUMPTION								
Sine Wave Input ¹	Full		238	252		310	335	mW
Standby Power ³	Full		56			56		mW
Power-Down Power	Full		7	18		7	18	mW

¹ Measured with a low input frequency, full-scale sine wave.

² Input capacitance refers to the effective capacitance between one differential input pin and AGND.

³ Standby power is measured with a dc input and with the CLK pins inactive (set to AVDD or AGND).

ADC AC SPECIFICATIONS

AVDD = 1.8 V, DRVDD = 1.8 V, maximum sample rate, 1.75 V p-p differential input, VIN = -1.0 dBFS differential input, DCS enabled, unless otherwise noted.

Table 2.

Parameter ¹	Temperature	AD9641-80			AD9641-155			Unit
		Min	Typ	Max	Min	Typ	Max	
SIGNAL-TO-NOISE-RATIO (SNR)								
$f_{IN} = 10$ MHz	25°C		73.8			72.0		dBFS
$f_{IN} = 70$ MHz	25°C		73.7			71.7		dBFS
$f_{IN} = 180$ MHz	25°C		72.6			71.3		dBFS
$f_{IN} = 220$ MHz	Full	71.8			69.8			dBFS
$f_{IN} = 220$ MHz	25°C		71.3			71.2		dBFS
SIGNAL-TO-NOISE AND DISTORTION (SINAD)								
$f_{IN} = 10$ MHz	25°C		73.7			71.0		dBFS
$f_{IN} = 70$ MHz	25°C		73.6			70.6		dBFS
$f_{IN} = 180$ MHz	25°C		72.5			70.2		dBFS
$f_{IN} = 220$ MHz	Full	71.4			68.7			dBFS
$f_{IN} = 220$ MHz	25°C		71.2			70.1		dBFS
EFFECTIVE NUMBER OF BITS (ENOB)								
$f_{IN} = 10$ MHz	25°C		12.0			11.5		Bits
$f_{IN} = 70$ MHz	25°C		11.9			11.4		Bits
$f_{IN} = 180$ MHz	25°C		11.8			11.4		Bits
$f_{IN} = 220$ MHz	25°C		11.5			11.4		Bits
WORST SECOND OR THIRD HARMONIC								
$f_{IN} = 10$ MHz	25°C		-94			-91		dBc
$f_{IN} = 70$ MHz	25°C		-94			-91		dBc
$f_{IN} = 180$ MHz	25°C		-91			-90		dBc
$f_{IN} = 220$ MHz	Full			-80			-80	dBc
$f_{IN} = 220$ MHz	25°C		-90			-89		dBc
SPURIOUS-FREE DYNAMIC RANGE (SFDR)								
$f_{IN} = 10$ MHz	25°C		94			91		dBc
$f_{IN} = 70$ MHz	25°C		94			91		dBc
$f_{IN} = 180$ MHz	25°C		91			90		dBc
$f_{IN} = 220$ MHz	Full	80			80			dBc
$f_{IN} = 220$ MHz	25°C		90			89		dBc
WORST OTHER (HARMONIC OR SPUR)								
$f_{IN} = 10$ MHz	25°C		-98			-96		dBc
$f_{IN} = 70$ MHz	25°C		-98			-98		dBc
$f_{IN} = 180$ MHz	25°C		-96			-94		dBc
$f_{IN} = 220$ MHz	Full			-90			-87	dBc
$f_{IN} = 220$ MHz	25°C		-90			-90		dBc
TWO-TONE SFDR								
$f_{IN} = 30$ MHz (-7 dBFS), 33 MHz (-7 dBFS)	25°C		93			89		dBc
$f_{IN} = 169$ MHz (-7 dBFS), 172 MHz (-7 dBFS)	25°C		89			89		dBc
ANALOG INPUT BANDWIDTH ²	25°C		780			780		MHz

¹ See the AN-835 Application Note, *Understanding High Speed ADC Testing and Evaluation*, for a complete set of definitions.

² The analog input bandwidth parameter specifies the -3 dB input BW of the AD9641 input. The usable full-scale BW of the part with good performance is 250 MHz.

DIGITAL SPECIFICATIONS

AVDD = 1.8 V, DRVDD = 1.8 V, maximum sample rate, 1.75 V p-p differential input, VIN = -1.0 dBFS differential input, and DCS enabled, unless otherwise noted.

Table 3.

Parameter	Temperature	Min	Typ	Max	Unit
DIFFERENTIAL CLOCK INPUTS (CLK+, CLK-)					
Logic Compliance			CMOS/LVDS/LVPECL		
Internal Common-Mode Bias	Full		0.9		V
Differential Input Voltage	Full	0.3		3.6	V p-p
Input Voltage Range	Full	AGND		AVDD	V
Input Common-Mode Range	Full	0.9		1.4	V
High Level Input Current	Full	-100		+100	μA
Low Level Input Current	Full	-100		+100	μA
Input Capacitance	Full		4		pF
Input Resistance	Full	8	10	12	kΩ
SYNC INPUT					
Logic Compliance			CMOS		
Internal Bias	Full		0.9		V
Input Voltage Range	Full	AGND		AVDD	V
High Level Input Voltage	Full	1.2		AVDD	V
Low Level Input Voltage	Full	AGND		0.6	V
High Level Input Current	Full	-100		+100	μA
Low Level Input Current	Full	-100		+100	μA
Input Capacitance	Full		1		pF
Input Resistance	Full	12	16	20	kΩ
DSYNC INPUT					
Logic Compliance			CMOS/LVDS		
Internal Bias	Full		0.9		V
Input Voltage Range	Full	AGND		AVDD	V
High Level Input Voltage	Full	1.2		AVDD	V
Low Level Input Voltage	Full	AGND		0.6	V
High Level Input Current	Full	-100		+100	μA
Low Level Input Current	Full	-100		+100	μA
Input Capacitance	Full		1		pF
Input Resistance	Full	12	16	20	kΩ
LOGIC INPUT (CSB)¹					
Logic Compliance			CMOS		
High Level Input Voltage	Full	1.22		2.1	V
Low Level Input Voltage	Full	0		0.6	V
High Level Input Current	Full	-10		+10	μA
Low Level Input Current	Full	40		132	μA
Input Resistance	Full		26		kΩ
Input Capacitance	Full		2		pF
LOGIC INPUT (SCLK)²					
Logic Compliance			CMOS		
High Level Input Voltage	Full	1.22		2.1	V
Low Level Input Voltage	Full	0		0.6	V
High Level Input Current (VIN = 1.8 V)	Full	-92		-135	μA
Low Level Input Current	Full	-10		+10	μA
Input Resistance	Full		26		kΩ
Input Capacitance	Full		2		pF

Parameter	Temperature	Min	Typ	Max	Unit
LOGIC INPUT/OUTPUT (SDIO) ¹					
Logic Compliance			CMOS		
High Level Input Voltage	Full	1.22		2.1	V
Low Level Input Voltage	Full	0		0.6	V
High Level Input Current	Full	-10		+10	μA
Low Level Input Current	Full	38		128	μA
Input Resistance	Full		26		kΩ
Input Capacitance	Full		5		pF
DIGITAL OUTPUTS					
Logic Compliance	Full		CML		
Differential Output Voltage (V _{OD})	Full	0.6	0.8	1.1	V
Output Offset Voltage (V _{OS})	Full	0.75	DRVDD/2	1.05	V

¹ Pull up.

² Pull down.

SWITCHING SPECIFICATIONS

AVDD = 1.8 V, DRVDD = 1.8 V, maximum sample rate, 1.75 V p-p differential input, VIN = -1.0 dBFS differential input, and DCS enabled, unless otherwise noted.

Table 4.

Parameter	Temperature	AD9641-80			AD9641-155			Unit
		Min	Typ	Max	Min	Typ	Max	
CLOCK INPUT PARAMETERS								
Input Clock Rate	Full			640			640	MHz
Conversion Rate ¹	Full	40		80	40		155	MSPS
CLK Period—Divide-by-1 Mode (t _{CLK})	Full	12.5			6.45			ns
CLK Pulse Width High (t _{CH})								
Divide-by-1 Mode, DCS Enabled	Full	3.75	6.25	8.75	1.935	3.225	4.515	ns
Divide-by-1 Mode, DCS Disabled	Full	5.95	6.25	6.55	3.065	3.225	3.385	ns
Divide-by-2 Mode Through Divide-by-8 Mode	Full	0.8			0.8			ns
Aperture Delay (t _A)	Full		0.78			0.78		ns
Aperture Uncertainty (Jitter, t _j)	Full		0.125			0.125		ps rms
DATA OUTPUT PARAMETERS								
Data Output Period or UI (Unit Interval)	Full		1/(20 × f _{CLK})			1/(20 × f _{CLK})		sec
Data Output Duty Cycle	25°C		50			50		%
Data Valid Time	25°C		0.8			0.75		UI
PLL Lock Time (t _{LOCK})	25°C		4			4		μs
Wake Up Time (Standby)	25°C		5			5		μs
Wake Up Time (Power-Down) ²	25°C		2.5			2.5		ms
Pipeline Delay (Latency)	Full	23		24	23		24	CLK cycles
Data Rate (NRZ)	25°C		1.6			3.1		Gbps
Deterministic Jitter	25°C		40			40		ps
Random Jitter at 1.6 Gbps	25°C		9.5					ps rms
Random Jitter at 3.1 Gbps	25°C					5.2		ps rms
Output Rise/Fall Time	25°C		50			50		ps
TERMINATION CHARACTERISTICS								
Differential Termination Resistance	25°C		100			100		Ω
OUT-OF-RANGE RECOVERY TIME	25°C		2			2		CLK cycles

¹ Conversion rate is the clock rate after the divider.

² Wake-up time is defined as the time required to return to normal operation from power-down mode.

TIMING SPECIFICATIONS

Table 5.

Parameter	Test Conditions	Limit
SYNC TIMING REQUIREMENTS		
t_{SSYNC}	SYNC to rising edge of CLK+ setup time	0.30 ns typ
t_{HSYNC}	SYNC to rising edge of CLK+ hold time	0.30 ns typ
SPI TIMING REQUIREMENTS		
t_{DS}	Setup time between the data and the rising edge of SCLK	2 ns min
t_{DH}	Hold time between the data and the rising edge of SCLK	2 ns min
t_{CLK}	Period of the SCLK	40 ns min
t_s	Setup time between CSB and SCLK	2 ns min
t_h	Hold time between CSB and SCLK	2 ns min
t_{HIGH}	SCLK pulse width high	10 ns min
t_{LOW}	SCLK pulse width low	10 ns min
t_{EN_SDIO}	Time required for the SDIO pin to switch from an input to an output relative to the SCLK falling edge	10 ns min
t_{DIS_SDIO}	Time required for the SDIO pin to switch from an output to an input relative to the SCLK rising edge	10 ns min

Timing Diagrams




Figure 2. Data Output Timing




Figure 3. SYNC Input Timing Requirements

ABSOLUTE MAXIMUM RATINGS

Table 6.

Parameter	Rating
ELECTRICAL	
AVDD to AGND	−0.3 V to +2.0 V
DRVDD to AGND	−0.3 V to +2.0 V
VIN+, VIN− to AGND	−0.3 V to AVDD + 0.2 V
CLK+, CLK− to AGND	−0.3 V to AVDD + 0.2 V
SYNC to AGND	−0.3 V to AVDD + 0.2 V
VCM to AGND	−0.3 V to AVDD + 0.2 V
CSB to AGND	−0.3 V to DRVDD + 0.2 V
SCLK to AGND	−0.3 V to DRVDD + 0.2 V
SDIO to AGND	−0.3 V to DRVDD + 0.2 V
PDWN to AGND	−0.3 V to DRVDD + 0.2 V
DOUT+, DOUT− to AGND	−0.3 V to DRVDD + 0.2 V
DSYNC+, DSYNC− to AGND	−0.3 V to DRVDD + 0.2 V
ENVIRONMENTAL	
Operating Temperature Range (Ambient)	−40°C to +85°C
Maximum Junction Temperature Under Bias	150°C
Storage Temperature Range (Ambient)	−65°C to +150°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL CHARACTERISTICS

The exposed paddle must be soldered to the ground plane for the LFCSP package. Soldering the exposed paddle to the PCB increases the reliability of the solder joints and maximizes the thermal capability of the package.

Table 7. Thermal Resistance

Package Type	Airflow Velocity (m/sec)	$\theta_{JA}^{1,2}$	$\theta_{JC}^{1,3}$	$\theta_{JB}^{1,4}$	Unit
32-Lead LFCSP 5 mm × 5 mm (CP-32-12)	0	36	3	20	°C/W
	1.0	32			°C/W
	2.5	28			°C/W

¹ Per JEDEC 51-7, plus JEDEC 51-5 2S2P test board.

² Per JEDEC JESD51-2 (still air) or JEDEC JESD51-6 (moving air).

³ Per MIL-Std 883, Method 1012.1.

⁴ Per JEDEC JESD51-8 (still air).

Typical θ_{JA} is specified for a 4-layer PCB with a solid ground plane. As shown in Table 7, airflow improves heat dissipation, which reduces θ_{JA} . In addition, metal in direct contact with the package leads from metal traces, through holes, ground, and power planes, reduces θ_{JA} .


ESD CAUTION



ESD (electrostatic discharge) sensitive device.

Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



- NOTES**
1. DNC = DO NOT CONNECT.
 2. THE EXPOSED THERMAL PAD ON THE BOTTOM OF THE PACKAGE PROVIDES THE ANALOG GROUND FOR THE PART. THIS EXPOSED PAD MUST BE CONNECTED TO GROUND FOR PROPER OPERATION.

09210-004

Figure 4. LFCSP Pin Configuration (Top View)

Table 8. Pin Function Descriptions

Pin No.	Mnemonic	Type	Description
ADC Power Supplies 12, 16, 18, 19 1, 3, 6, 8, 26, 27, 30, 31, 32 2, 23 11, 13, 17 0	DRVDD AVDD DNC DRGND AGND, Exposed pad	Supply Supply Driver ground Ground	Digital Output Driver Supply (1.8 V Nominal). Analog Power Supply (1.8 V Nominal). Do Not Connect. Digital Driver Supply Ground. The exposed thermal pad on the bottom of the package provides the analog ground for the part. This exposed pad must be connected to ground for proper operation.
ADC Analog 29 28 25 4 5	VIN+ VIN- VCM CLK+ CLK-	Input Input Output Input Input	Differential Analog Input Pin (+). Differential Analog Input Pin (-). Common-Mode Level Bias Output. ADC Clock Input—True. ADC Clock Input—Complement.
Digital Inputs 7 10 9	SYNC DSYNC+ DSYNC-	Input Input Input	Input Clock Divider Synchronization Pin. Active Low JESD204A LVDS Sync Input—True/Active Low JESD204A CMOS Sync Input. Active Low JESD204A LVDS Sync Input—Complement.
Digital Outputs 15 14	DOUT+ DOUT-	Output Output	CML Output Data—True. CML Output Data—Complement.
SPI Control 21 20 22	SCLK SDIO CSB	Input Input/output Input	SPI Serial Clock. SPI Serial Data I/O. SPI Chip Select (Active Low).
ADC Configuration 24	PDWN	Input	Power-Down Input. Using the SPI interface, this input can be configured as power-down or standby.

TYPICAL PERFORMANCE CHARACTERISTICS

AVDD = 1.8 V, DRVDD = 1.8 V, sample rate = maximum sample rate per speed grade, DCS enabled, 1.75 V p-p differential input, VIN = -1.0 dBFS, and 32k sample, T_A = 25°C, unless otherwise noted.




Figure 5. AD9641-80 Single-Tone FFT with $f_{IN} = 10.1$ MHz




Figure 8. AD9641-80 Single-Tone FFT with $f_{IN} = 140.1$ MHz




Figure 6. AD9641-80 Single-Tone FFT with $f_{IN} = 30.1$ MHz




Figure 9. AD9641-80 Single-Tone FFT with $f_{IN} = 180.1$ MHz




Figure 7. AD9641-80 Single-Tone FFT with $f_{IN} = 70.1$ MHz




Figure 10. AD9641-80 Single-Tone FFT with $f_{IN} = 220.1$ MHz




Figure 11. AD9641-80 Single-Tone SNR/SFDR vs. Input Amplitude (A_{IN}) with $f_{IN} = 10.1$ MHz, $f_S = 80$ MSPS




Figure 14. AD9641-80 Single-Tone SNR/SFDR vs. Input Frequency (f_{IN}) and Temperature with 2.0 V p-p Full Scale, $f_S = 80$ MSPS




Figure 12. AD9641-80 Single-Tone SNR/SFDR vs. Input Amplitude (A_{IN}) with $f_{IN} = 180$ MHz, $f_S = 80$ MSPS




Figure 15. AD9641-80 Two-Tone SFDR/IMD3 vs. Input Amplitude (A_{IN}) with $f_{IN1} = 29.9$ MHz, $f_{IN2} = 32.9$ MHz, $f_S = 80$ MSPS




Figure 13. AD9641-80 Single-Tone SNR/SFDR vs. Input Frequency (f_{IN}) and Temperature with 1.75 V p-p Full Scale, $f_S = 80$ MSPS




Figure 16. AD9641-80 Two-Tone SFDR/IMD3 vs. Input Amplitude (A_{IN}) with $f_{IN1} = 169.1$ MHz, $f_{IN2} = 172.1$ MHz, $f_S = 80$ MSPS




Figure 17. AD9641-80 Two-Tone FFT with $f_{IN1} = 29.9$ MHz and $f_{IN2} = 32.9$ MHz




Figure 20. AD9641-80 Grounded Input Histogram




Figure 18. AD9641-80 Two-Tone FFT with $f_{IN1} = 169.1$ MHz and $f_{IN2} = 172.1$ MHz




Figure 21. AD9641-80 INL with $f_{IN} = 30.3$ MHz




Figure 19. AD9641-80 Single-Tone SNR/SFDR vs. Sample Rate (f_s) with $f_{IN} = 70.1$ MHz




Figure 22. AD9641-80 DNL with $f_{IN} = 30.3$ MHz




Figure 23. AD9641-155 Single-Tone FFT with $f_{IN} = 10.1$ MHz




Figure 26. AD9641-155 Single-Tone FFT with $f_{IN} = 140.1$ MHz




Figure 24. AD9641-155 Single-Tone FFT with $f_{IN} = 30.1$ MHz




Figure 27. AD9641-155 Single-Tone FFT with $f_{IN} = 180.1$ MHz




Figure 25. AD9641-155 Single-Tone FFT with $f_{IN} = 70.1$ MHz




Figure 28. AD9641-155 Single-Tone FFT with $f_{IN} = 220.1$ MHz




Figure 29. AD9641-155 Single-Tone SNR/SFDR vs. Input Amplitude (A_{IN}) with $f_{IN} = 10.1$ MHz, $f_S = 155$ MSPS




Figure 32. AD9641-155 Single-Tone SNR/SFDR vs. Input Frequency (f_{IN}) and Temperature with 2.0 V p-p Full Scale, $f_S = 155$ MSPS




Figure 30. AD9641-155 Single-Tone SNR/SFDR vs. Input Amplitude (A_{IN}) with $f_{IN} = 180$ MHz, $f_S = 155$ MSPS




Figure 33. AD9641-155 Two-Tone SFDR/IMD3 vs. Input Amplitude (A_{IN}) with $f_{IN1} = 29.9$ MHz, $f_{IN2} = 32.9$ MHz, $f_S = 155$ MSPS




Figure 31. AD9641-155 Single-Tone SNR/SFDR vs. Input Frequency (f_{IN}) and Temperature with 1.75 V p-p Full Scale, $f_S = 155$ MSPS




Figure 34. AD9641-155 Two-Tone SFDR/IMD3 vs. Input Amplitude (A_{IN}) with $f_{IN1} = 169.1$ MHz, $f_{IN2} = 172.1$ MHz, $f_S = 155$ MSPS




Figure 35. AD9641-155 Two-Tone FFT with $f_{IN1} = 29.9$ MHz and $f_{IN2} = 32.9$ MHz




Figure 38. AD9641-155 Grounded Input Histogram




Figure 36. AD9641-155 Two-Tone FFT with $f_{IN1} = 169.1$ MHz and $f_{IN2} = 172.1$ MHz




Figure 39. AD9641-155 INL with $f_{IN} = 30.3$ MHz




Figure 37. AD9641-155 Single-Tone SNR/SFDR vs. Sample Rate (f_s) with $f_{IN} = 70.1$ MHz




Figure 40. AD9641-155 DNL with $f_{IN} = 30.3$ MHz

EQUIVALENT CIRCUITS




Figure 41. Equivalent Analog Input Circuit




Figure 45. Equivalent SCLK or PDWN Input Circuit




Figure 42. Equivalent Clock Input Circuit




Figure 46. Equivalent CSB Input Circuit




Figure 43. Digital CML Output




Figure 47. Equivalent SYNC and DSYNC Input Circuit




Figure 44. Equivalent SDIO Circuit

THEORY OF OPERATION

The AD9641 can sample any $f_s/2$ frequency segment from dc to 250 MHz, using appropriate low-pass or band-pass filtering at the ADC inputs with little loss in ADC performance.

Synchronization capability is provided to allow synchronized timing between multiple devices.

Programming and control of the AD9641 are accomplished using a 3-wire, SPI-compatible serial interface.

ADC ARCHITECTURE

The AD9641 architecture consists of a front-end sample-and-hold circuit, followed by a pipelined, switched-capacitor ADC. The quantized outputs from each stage are combined into a final 14-bit result in the digital correction logic. The pipelined architecture permits the first stage to operate on a new input sample and the remaining stages to operate on the preceding samples. Sampling occurs on the rising edge of the clock.

Each stage of the pipeline, excluding the last, consists of a low resolution, flash ADC connected to a switched-capacitor digital-to-analog converter (DAC) and an interstage residue amplifier (MDAC). The MDAC magnifies the difference between the reconstructed DAC output and the flash input for the next stage in the pipeline. One bit of redundancy is used in each stage to facilitate digital correction of flash errors. The last stage consists of a flash ADC.

The input stage contains a differential sampling circuit that can be ac- or dc-coupled in differential or single-ended modes. The output staging block aligns the data, corrects errors, and passes the data to the output buffers. The output buffers are powered from a separate supply, allowing digital output noise to be separated from the analog core. During power-down, the output buffers go into a high impedance state.

ANALOG INPUT CONSIDERATIONS

The analog input to the AD9641 is a differential switched-capacitor circuit that has been designed for optimum performance while processing a differential input signal.

The clock signal switches the input alternatively between sample mode and hold mode (see Figure 48). When the input is switched into sample mode, the signal source must be capable of charging the sample capacitors and settling within 1/2 of a clock cycle.

A small resistor in series with each input can help reduce the peak transient current required from the output stage of the driving source. A shunt capacitor can be placed across the inputs to provide dynamic charging currents. This passive network creates a low-pass filter at the ADC input; therefore, the precise values are dependent on the application.

In intermediate frequency (IF) undersampling applications, any shunt capacitors should be reduced because the input sample capacitor is unbuffered. In combination with the driving source impedance, the shunt capacitors limit the input bandwidth. Refer to the AN-742 Application Note, *Frequency Domain Response of Switched-Capacitor ADCs*; the AN-827 Application Note, *A Resonant Approach to Interfacing Amplifiers to Switched-Capacitor ADCs*; and the *Analog Dialogue* article, “Transformer-Coupled Front-End for Wideband A/D Converters,” for more information on this subject (refer to www.analog.com).




Figure 48. Switched-Capacitor Input

For best dynamic performance, the source impedances driving VIN+ and VIN- should be matched, and the inputs should be differentially balanced.

Input Common Mode

The analog inputs of the AD9641 are not internally dc biased. In ac-coupled applications, the user must provide this bias externally. Setting the device so that $V_{CM} = 0.5 \times AV_{DD}$ (or 0.9 V) is recommended for optimum performance. An on-board, common-mode voltage reference is included in the design and is available from the VCM pin. Using the VCM output to set the input common mode is recommended. Optimum performance is achieved when the common-mode voltage of the analog input is set by the VCM pin voltage (typically, $0.5 \times AV_{DD}$). The VCM pin must be decoupled to ground by a 0.1 μF capacitor. This decoupling capacitor should be placed close to the pin to minimize the series resistance and inductance between the part and this capacitor.

Differential Input Configurations

Optimum performance is achieved while driving the AD9641 in a differential input configuration. For baseband applications, the AD8138, ADA4937-2, and ADA4938-2 differential drivers provide excellent performance and a flexible interface to the ADC.

The output common-mode voltage of the ADA4938-2 is easily set with the VCM pin of the AD9641 (see Figure 49), and the driver can be configured in a Sallen-Key filter topology to provide band limiting of the input signal.




Figure 49. Differential Input Configuration Using the ADA4938-2

For baseband applications in which SNR is a key parameter, differential transformer coupling is the recommended input configuration. An example is shown in Figure 50. To bias the analog input, the voltage of VCM can be connected to the center tap of the secondary winding of the transformer.




Figure 50. Differential Transformer-Coupled Configuration

The signal characteristics must be considered when selecting a transformer. Most RF transformers saturate at frequencies below a few megahertz (MHz). Excessive signal power can also cause core saturation, which leads to distortion.

At input frequencies in the second Nyquist zone and above, the noise performance of most amplifiers is not adequate to achieve the true SNR performance of the AD9641. For applications where SNR is a key parameter, differential double balun coupling is the recommended input configuration (see Figure 51). In this configuration, the input is ac-coupled, and the common-mode voltage (VCM) is provided to each input through a 33 Ω resistor. These resistors compensate for losses in the input baluns to provide a 50 Ω impedance to the driver.

In the double balun and transformer configurations, the value of the input capacitors and resistors is dependent on the input frequency and source impedance. Based on these parameters, the value of the input resistors and capacitors may need to be adjusted, or some components may need to be removed. Table 9 displays recommended values to set the RC network for different input frequency ranges. However, these values are dependent on the input signal and bandwidth and should be used only as a starting guide.

An alternative to using a transformer-coupled input at frequencies in the second Nyquist zone is to use the AD8376 variable gain amplifier. An example drive circuit including a band-pass filter is shown in Figure 52. See the AD8376 data sheet for more information.





Figure 51. Differential Double Balun Input Configuration

Table 9. Example RC Network

Frequency Range (MHz)	R1 Series (Ω Each)	C1 Differential (pF)	R2 Series (Ω Each)	C2 Shunt (pF Each)	R3 Shunt (Ω Each)
0 to 100	33	8.2	0	8.2	49.9
100 to 250	15	3.9	0	Open	Open



- NOTES
- ALL INDUCTORS ARE COILCRAFT 0603CS COMPONENTS WITH THE EXCEPTION OF THE 1μH CHOKE INDUCTORS (0603LS).
 - FILTER VALUES SHOWN ARE FOR A 20MHz BANDWIDTH FILTER CENTERED AT 140MHz.

Figure 52. Differential Input Configuration Using the AD8376

VOLTAGE REFERENCE

A stable and accurate voltage reference is built into the AD9641. The input full-scale range can be adjusted through the SPI port by adjusting Bit 0 through Bit 4 of Register 0x18. These bits can be used to change the full-scale value between 1.383 V p-p and 2.087 V p-p in 0.022 V steps, as shown in Table 17.

CLOCK INPUT CONSIDERATIONS

For optimum performance, the AD9641 sample clock inputs, CLK+ and CLK-, should be clocked with a differential signal. The signal is typically ac-coupled into the CLK+ and CLK- pins by means of a transformer or a passive component configuration. These pins are biased internally (see Figure 53) and require no external bias. If the inputs are floated, the CLK- pin is pulled low to prevent spurious clocking.




Figure 53. Equivalent Clock Input Circuit

Clock Input Options

The AD9641 has a very flexible clock input structure. Clock input can be a CMOS, LVDS, LVPECL, or sine wave signal. Regardless of the type of signal being used, clock source jitter is of the most concern, as described in the Jitter Considerations section. The minimum conversion rate of the AD9641 is 40 MSPS. At clock rates below 40 MSPS, dynamic performance of the AD9641 can degrade.

Figure 54 and Figure 55 show two preferred methods for clocking the AD9641 (at clock rates up to 640 MHz). A low jitter clock source is converted from a single-ended signal to a differential signal using either an RF balun or an RF transformer.




Figure 54. Transformer-Coupled Differential Clock (Up to 200 MHz)




Figure 55. Balun-Coupled Differential Clock (Up to 640 MHz)

The RF balun configuration is recommended for clock frequencies between 125 MHz and 640 MHz, and the RF transformer is recommended for clock frequencies from 40 MHz to 200 MHz. The back-to-back Schottky diodes across the transformer/balun secondary limit clock excursions into the AD9641 to approximately 0.8 V p-p differential.

This limit helps prevent the large voltage swings of the clock from feeding through to other portions of the AD9641 while preserving the fast rise and fall times of the signal that are critical to a low jitter performance.

If a low jitter clock source is not available, another option is to ac couple a differential PECL signal to the sample clock input pins, as shown in Figure 56. The AD9510/AD9511/AD9512/AD9513/AD9514/AD9515/AD9516/AD9517/AD9518/AD9520/AD9522 clock drivers offer excellent jitter performance.




Figure 56. Differential PECL Sample Clock (Up to 640 MHz)

A third option is to ac-couple a differential LVDS signal to the sample clock input pins, as shown in Figure 57. The AD9510/AD9511/AD9512/AD9513/AD9514/AD9515/AD9516/AD9517/AD9518/AD9520/AD9522 clock drivers offer excellent jitter performance.





Figure 57. Differential LVDS Sample Clock (Up to 640 MHz)

In some applications, it may be acceptable to drive the sample clock inputs with a single-ended CMOS signal. In such applications, the CLK+ pin should be driven directly from a CMOS gate, and the CLK- pin should be bypassed to ground with a 0.1 µF capacitor (see Figure 58).



*50Ω RESISTOR IS OPTIONAL.

Figure 58. Single-Ended 1.8 V CMOS Input Clock (Up to 200 MHz)

Input Clock Divider

The AD9641 contains an input clock divider with the ability to divide the input clock by integer values between 1 and 8. For divide ratios of 1, 2, or 4, the duty cycle stabilizer (DCS) is optional. For other divide ratios, such as 3, 5, 6, 7, and 8, the DCS must be enabled for proper part operation.

The AD9641 clock divider can be synchronized using the external SYNC input. Bit 1 and Bit 2 of Register 0x03A allow the clock divider to be resynchronized on every SYNC signal or only on the first SYNC signal after the register is written. A valid SYNC causes the clock divider to reset to its initial state. This synchronization feature allows multiple parts to have their clock dividers aligned to guarantee simultaneous input sampling.

Clock Duty Cycle

Typical high speed ADCs use both clock edges to generate a variety of internal timing signals and, as a result, may be sensitive to clock duty cycle. The AD9641 requires a tight tolerance on the clock duty cycle to maintain dynamic performance characteristics.

The AD9641 contains a DCS that retimes the nonsampling (falling) edge, providing an internal clock signal with a nominal 50% duty cycle. This allows the user to provide a wide range of clock input duty cycles without affecting the performance of the AD9641. Noise and distortion performance are nearly flat for a wide range of duty cycles with the DCS enabled.

Jitter in the rising edge of the input is still of paramount concern and is not easily reduced by the internal stabilization circuit. The duty cycle control loop does not function for clock rates of less than 20 MHz, nominally. The loop has a time constant associated with it that must be considered in applications in which the clock rate can change dynamically. A wait time of 1.5 μ s to 5 μ s is required after a dynamic clock frequency increase or decrease before the DCS loop is relocked to the input signal. During the time when the loop is not locked, the DCS loop is bypassed, and internal device timing is dependent on the duty cycle of the input clock signal. In such applications, it may be appropriate to disable the DCS. In all other applications, enabling the DCS circuit is recommended to maximize ac performance.

Jitter Considerations

High speed, high resolution ADCs are sensitive to the quality of the clock input. For inputs near full scale, the degradation in SNR from the low frequency SNR (SNR_{LF}) at a given input frequency (f_{INPUT}) due to jitter (t_{JRMS}) can be calculated by

$$SNR_{HF} = -10 \log[(2\pi \times f_{INPUT} \times t_{JRMS})^2 + 10^{(-SNR_{LF}/10)}]$$

In the equation, the rms aperture jitter represents the clock input jitter specification. IF undersampling applications are particularly sensitive to jitter, as illustrated in Figure 59. The measured curve in Figure 59 was taken using an ADC clock source with approximately 65 fs of jitter, which combines with the 125 fs of jitter inherent in the AD9641 to produce the result shown.




Figure 59. SNR vs. Input Frequency and Jitter

The clock input should be treated as an analog signal in cases in which aperture jitter may affect the dynamic range of the AD9641. Power supplies for clock drivers should be separated from the ADC output driver supplies to avoid modulating the clock signal with digital noise. Low jitter, crystal-controlled oscillators make the best clock sources. If the clock is generated from another type of source (by gating, dividing, or another method), it should be retimed by the original clock at the last step.

Refer to the AN-501 Application Note and the AN-756 Application Note for more information about jitter performance as it relates to ADCs.

CHIP SYNCHRONIZATION

The AD9641 has a SYNC input that offers the user flexible synchronization options for synchronizing the clock divider. The clock divider sync feature is useful for guaranteeing synchronized sample clocks across multiple ADCs. The input clock divider can be enabled to synchronize on a single occurrence of the SYNC signal or on every occurrence.

The SYNC input is internally synchronized to the sample clock; however, to ensure that there is no timing uncertainty between multiple parts, the SYNC input signal should be externally synchronized to the input clock signal, meeting the setup and hold times shown in Table 5. The SYNC input should be driven using a single-ended CMOS-type signal.

POWER DISSIPATION AND STANDBY MODE

As shown in Figure 60, the power dissipated by the AD9641 varies with its sample rate. The data in Figure 60 was taken in JESD204A serial output mode, using the same operating conditions as those used for the Typical Performance Characteristics.




Figure 60. Power and Current vs. Encode Frequency

The AD9641 is placed in power-down mode using Register 0x08, Bits[1:0] or by asserting the PDWN pin high. In this state, the ADC typically dissipates 7 mW. During power-down, the output drivers are placed in a high impedance state. Pulling the PDWN pin low returns the AD9641 to its normal operating mode. Low power dissipation in power-down mode is achieved by shutting down the reference, reference buffer, biasing networks, and clock. Internal capacitors are discharged when entering power-down mode and then must be recharged when returning to normal operation.

When using the SPI port interface, the user can place the ADC in power-down mode or standby mode (Register 0x08, Bits[1:0]). Standby mode allows the user to keep the internal reference circuitry powered and the JESD204A outputs running when faster wake-up times are required.

Table 10. AD9641 JESD204A Typical Configuration

Configuration	JESD204A Link Settings	Comments
One Converter One JESD204A Link One Lane Per Link	M = 1; L = 1; S = 1; F = 2 N' = 16; CF = 0 CS = 0, 1, 2; K = N/A SCR = 0, 1; HD = 0	Maximum sample rate = 80 or 155 MSPS

DIGITAL OUTPUTS

JESD204A Transmit Top Level Description

The AD9641 digital output complies with the JEDEC Standard No. 204A (JESD204A), which describes a serial interface for data converters. JESD204A uses 8b/10b encoding, as well as optional scrambling. K28.5 and K28.7 comma symbols are used for frame synchronization, and the K28.3 control symbol is used for lane synchronization. The receiver is required to lock onto the serial data stream and recover the clock with the use of a PLL. For details on the output interface, users are encouraged to refer to the JESD204A standard.

The JESD204A link is described according to the following nomenclature:

- S = samples transmitted per single converter per frame cycle
- M = number of converters per converter device (link)
- L = number of lanes per converter device (link)
- N = converter resolution
- N' = total number of bits per sample
- CF = number of control words per frame clock cycle per converter device (link)
- CS = number of control bits per conversion sample
- K = number of frames per multiframe
- HD = high density mode
- F = number of octets per frame
- C = control bit (overrange, overflow, underflow)
- T = tail bit
- SCR = scrambling enabled
- FCHK = checksum

The JESD204A block for the AD9641 is designed to support the configurations described in Table 10.

Figure 61 shows a simplified block diagram of the JESD204A link for the AD9641. The 8b/10b encoding works by taking eight bits of data (an octet) and encoding them into a 10-bit symbol. By default in the AD9641, the 14-bit converter word is broken into two octets. Bit 13 through Bit 6 are in the first octet. The second octet contains Bit 5 through Bit 0 and two tail bits. The MSB of the tail bits can also be used to indicate an out-of-range condition. The tail bits are configured using the JESD204A link control in JESD204A Link Control Register 1, Address 0x60, Bit 6.




Figure 61. AD9641 Transmit Link Simplified Block Diagram

The two resulting octets are optionally scrambled and encoded into their corresponding 10-bit code. The scrambler function is controlled by the JESD204A scrambling and lane configuration register, Address 0x06E, Bit 7. Figure 62 shows how the 14-bit data is taken from the ADC, the tail bits are added, the two octets are scrambled, and the octets are encoded into two 10-bit symbols. Figure 63 illustrates the default data format.

The scrambler uses a self-synchronizing, polynomial-based algorithm defined by the following equation: $1 + x^{14} + x^{15}$. The descrambler in the receiver should be a self-synchronizing version of the scrambler polynomial. Figure 64 shows the corresponding receiver data path.

Refer to JEDEC Standard No. 204A, April 2008, Section 5.1, for complete transport layer and data format details. See Section 5.2 for a complete explanation of scrambling and descrambling.




Figure 62. ADC Output Data Path




Figure 63. 14-Bit Data Transmission with Tail Bits




Figure 64. Required Receiver Data Path

Initial Frame Synchronization

The serial interface must synchronize to the frame boundaries before data can be properly decoded. The JESD204A standard has a synchronization routine to identify the frame boundary. When the DSYNC pin is taken low for at least two clock cycles, the AD9641 enters the code group synchronization mode. The AD9641 transmits the K28.5 comma symbol until the receiver achieves synchronization. The receiver should then deassert the sync signal (take DSYNC high), and the AD9641 begins the initial lane alignment sequence (when enabled through Address 0x60, Bits[3:2]) and, subsequently, begins transmitting sample data. The first non-K28.5 symbol corresponds to the first octet in a frame.

The DSYNC input can be driven either from a differential LVDS source or by using a single-ended CMOS driver circuit. The DSYNC input default to LVDS mode but can be set to CMOS mode by setting Bit 4 in Address 0x61. If it is driven differentially from an LVDS source, an external 100 Ω termination resistor should be provided. If the DSYNC input is driven single endedly, the CMOS signal should be connected to the DSYNC+ signal, and the DSYNC- signal should be left disconnected.

Frame and Lane Alignment Monitoring and Correction

Frame alignment monitoring and correction is part of the JESD204A specification. The 14-bit word requires two octets to transmit all the data. The two octets (MSB and LSB), where $F = 2$, make up a frame. During normal operating conditions, frame alignment is monitored via alignment characters, which are inserted under certain conditions at the end of a frame. Table 11 summarizes the conditions for character insertion, along with the expected characters under the various operation modes. If lane synchronization is enabled, the replacement character value depends on whether the octet is at the end of a frame or at the end of a multiframe.

Based on the operating mode, the receiver can ensure that it is still synchronized to the frame boundary by correctly receiving the replace characters.

Digital Outputs and Timing

The AD9641 has differential digital outputs that power up by default. The driver current is derived on-chip and sets the output current at each output equal to a nominal 4 mA. Each output presents a 100 Ω dynamic internal termination to reduce unwanted reflections.

A 100 Ω differential termination resistor should be placed at each receiver input to result in a nominal 400 mV peak-to-peak swing at the receiver (see Figure 65). Alternatively, single-ended 50 Ω termination can be used. When single-ended termination is used, the termination voltage should be $DRVDD/2$; otherwise, ac coupling capacitors can be used to terminate to any single-ended voltage.

The AD9641 digital outputs can interface with custom ASICs and FPGA receivers, providing superior switching performance in noisy environments. Single point-to-point network topologies are recommended with a single differential 100 Ω termination resistor placed as close as possible to the receiver logic. The common mode of the digital output automatically biases itself to half the supply of the receiver (that is, the common-mode voltage is 0.9 V for a receiver supply of 1.8 V) if dc-coupled connecting is used (see Figure 66).




Figure 65. AC-Coupled Digital Output Termination Example




Figure 66. DC-Coupled Digital Output Termination Example

For receiver logic that is not within the bounds of the DRVDD supply, an ac-coupled connection should be used. Place a 0.1 μF capacitor on each output pin and derive a 100 Ω differential termination close to the receiver side.

If there is no far-end receiver termination or if there is poor differential trace routing, timing errors may result. To avoid such timing errors, it is recommended that the trace length be less than 8 inches and that the differential output traces be close together and at equal lengths.

Table 11. AD9641 JESD204A Frame Alignment Monitoring and Correction Replacement Characters

Scrambling	Lane Synchronization	Character to Be Replaced	Last Octet in Multiframe	Replacement Character
Off	On	Last octet in frame repeated from previous frame	No	K28.7 (0xFC)
Off	On	Last octet in frame repeated from previous frame	Yes	K28.3 (0x7C)
Off	Off	Last octet in frame repeated from previous frame	Not applicable	K28.7 (0xFC)
On	On	Last octet in frame equals D28.7 (0xFC)	No	K28.7 (0xFC)
On	On	Last octet in frame equals D28.3 (0x7C)	Yes	K28.3 (0x7C)
On	Off	Last octet in frame equals D28.7 (0x7C)	Not applicable	K28.7 (0xFC)

Figure 67 shows an example of the digital output (default) data eye and a time interval error (TIE) jitter histogram.

Additional SPI options allow the user to further increase the output driver voltage swing of all four outputs to drive longer trace lengths (see Address 0x15 in Table 17). Even though this produces sharper rise and fall times on the data edges and is less prone to bit errors, the power dissipation of the DRVDD supply increases when this option is used. See the Memory Map section for more details.

The format of the output data is twos complement, by default. Table 12 provides an example of this output coding format. To change the output data format to offset binary or Gray code, see the Memory Map section (Address 0x14 in Table 17).

The lowest typical clock rate is 40 MSPS. For clock rates slower than 60 MSPS, Bit 3 should be set to 0 in the PLL control register (Address 0x21 in Table 17). This option sets the PLL loop bandwidth to use clock rates between 40 MSPS and 60 MSPS.

Setting Bit 2 in the output mode register (Address 0x14) allows the user to invert the digital samples from their nominal state. As shown in Figure 63, the MSB is transmitted first in the data output serial stream.




Figure 67. AD9641-80 Digital Outputs Data Eye, Histogram, and Bathtub, External 100 Ω Terminations




Figure 68. AD9641-155 Digital Outputs Data Eye, Histogram, and Bathtub, External 100 Ω Terminations

Table 12. Digital Output Coding

Code	(VIN+) – (VIN–), Input Span = 1.75 V p-p (V)	Digital Output Twos Complement ([D13:D0])
8191	+0.875	01 1111 1111 1111
0	0.00	00 0000 0000 0000
-1	-0.000107	11 1111 1111 1111
-8192	-0.875	10 0000 0000 0000

BUILT-IN SELF-TEST (BIST) AND OUTPUT TEST

The AD9641 includes built-in test features designed to enable verification of the integrity of the channel as well as facilitate board level debugging. A BIST (built-in self-test) feature is included that verifies the integrity of the digital datapath of the AD9641. Various output test options are also provided to place predictable values on the outputs of the AD9641.

BUILT-IN SELF-TEST (BIST)

The BIST is a thorough test of the digital portion of the selected AD9641 signal path. When enabled, the test runs from an internal pseudorandom noise (PN) source through the digital datapath starting at the ADC block output. The BIST sequence runs for 512 cycles and stops. The BIST signature value is placed in Register 0x24 and Register 0x25. The outputs are not disconnected during this test; therefore, the PN sequence can be observed as it runs. The PN sequence can be continued from its last value or reset from the beginning, based on the value programmed in Register 0x0E, Bit 2. The BIST signature result varies based on the channel configuration.

OUTPUT TEST MODES

Digital test patterns can be inserted at various points along the signal path within the AD9641 as shown in Figure 69. The ability to inject these signals at several locations facilitates debugging of the JESD204A serial communication link.

Register 0x0D allows test signals generated at the output of the ADC core to be fed directly into the input of the serial link. The output test options available from Register 0x0D are shown in Table 14. When an output test mode is enabled, the analog section of the ADC is disconnected from the digital back end blocks and the test pattern is run through the output formatting block. Some of the test patterns are subject to output formatting, and some are not. The seed value for the PN sequence tests can be forced if the PN reset bits are used to hold the generator in reset mode by setting Bit 4 or Bit 5 of Register 0x0D. These tests can be performed with or without an analog signal (if present, the analog signal is ignored), but they do require an encode clock.

For more information, see the AN-877 Application Note, *Interfacing to High Speed ADCs via SPI*.




Figure 69. Block Diagram Showing Digital Test Modes

09210-051

There are nine digital output test pattern options available that can be initiated through the SPI (see Table 14 for the output bit sequencing options). This feature is useful when validating receiver capture and timing. Some test patterns have two serial sequential words and can be alternated in various ways, depending on the test pattern selected. Note that some patterns do not adhere to the data format select option. In addition, custom user-defined test patterns can be assigned in the user pattern registers (Address 0x19 and Address 0x20).

The PN sequence short pattern produces a pseudorandom bit sequence that repeats itself every $2^9 - 1$ (511) bits. A description of the PN sequence short and how it is generated can be found in Section 5.1 of the ITU-T O.150 (05/96) recommendation. The only difference is that the starting value must be a specific value instead of all 1s (see Table 13 for the initial values).

The PN sequence long pattern produces a pseudorandom bit sequence that repeats itself every $2^{23} - 1$ (8,388,607) bits.

A description of the PN sequence long and how it is generated can be found in Section 5.6 of the ITU-T O.150 (05/96) standard. The only differences are that the starting value must be a specific value instead of all 1s (see Table 13 for the initial values) and that the AD9641 inverts the bit stream with relation to the ITU-T standard.

Table 13. PN Sequence

Sequence	Initial Value	First Three Output Samples (MSB First)
PN Sequence Short	0x0092	0x125B, 0x3C9A, 0x2660
PN Sequence Long	0x3AFF	0x3FD7, 0x0002, 0x36E0

Register 0x62 allows patterns that are similar to those described in Table 14 to be input at different points along the datapath. This allows the user to provide predictable output data on the serial link without it having been manipulated by the internal formatting logic. Refer to Table 17 for additional information on the test modes available in Register 0x62.

Table 14. Flexible Output Test Modes from SPI Register 0x0D

Output Test Mode Bit Sequence	Pattern Name	Digital Output Word 1 (Default Twos Complement Format)	Digital Output Word 2 (Default Twos Complement Format)	Subject to Data Format Select
0000	Off (default)	Not applicable	Not applicable	Yes
0001	Midscale short	00 0000 0000 0000	Same	Yes
0010	+Full-scale short	01 1111 1111 1111	Same	Yes
0011	–Full-scale short	10 0000 0000 0000	Same	Yes
0100	Checkerboard	10 1010 1010 1010	01 0101 0101 0101	No
0101	PN sequence long	Not applicable	Not applicable	Yes
0110	PN sequence short	Not applicable	Not applicable	Yes
0111	One-/zero-word toggle	1111 1111 1111	0000 0000 0000	No
1000	User test mode	User data from Register 0x19 to Register 0x20	User data from Register 0x19 to Register 0x20	Yes
1001 to 1110	Not used	Not applicable	Not applicable	
1111	Ramp output	N	N + 1	No

SERIAL PORT INTERFACE (SPI)

The AD9641 serial port interface (SPI) allows the user to configure the converter for specific functions or operations through a structured register space provided inside the ADC. The SPI gives the user added flexibility and customization, depending on the application. Addresses are accessed via the serial port and can be written to or read from via the port. Memory is organized into bytes that can be further divided into fields, which are documented in the Memory Map section. For detailed operational information, see the AN-877 Application Note, *Interfacing to High Speed ADCs via SPI*.

CONFIGURATION USING THE SPI

Three pins define the SPI of this ADC: the SCLK pin, the SDIO pin, and the CSB pin (see Table 15). The SCLK (a serial clock) is used to synchronize the read and write data presented from and to the ADC. The SDIO (serial data input/output) is a dual-purpose pin that allows data to be sent to and read from the internal ADC memory map registers. The CSB (chip select bar) is an active-low control that enables or disables the read and write cycles.

Table 15. Serial Port Interface Pins

Pin	Function
SCLK	Serial clock. The serial shift clock input, which is used to synchronize serial interface reads and writes.
SDIO	Serial data input/output. A dual-purpose pin that typically serves as an input or an output, depending on the instruction being sent and the relative position in the timing frame.
CSB	Chip select bar. An active-low control that gates the read and write cycles.

The falling edge of the CSB, in conjunction with the rising edge of the SCLK, determines the start of the framing. An example of the serial timing and its definitions can be found in Figure 70 and Table 5.

Other modes involving the CSB are available. The CSB can be held low indefinitely, which permanently enables the device; this is called streaming. The CSB can stall high between bytes to allow for additional external timing. When CSB is tied high, SPI functions are placed in high impedance mode.

During an instruction phase, a 16-bit instruction is transmitted. Data follows the instruction phase, and its length is determined by the W0 and W1 bits.

In addition to word length, the instruction phase determines whether the serial frame is a read or write operation, allowing the serial port to be used both to program the chip and to read the contents of the on-chip memory. The first bit of the first byte in a multibyte serial data transfer frame indicates whether a read command or a write command is issued. If the instruction is a readback operation, performing a readback causes the serial data input/output (SDIO) pin to change direction from an input to an output at the appropriate point in the serial frame.

All data is composed of 8-bit words. Data can be sent in MSB-first mode or in LSB-first mode. MSB first is the default on power-up and can be changed via the SPI port configuration register. For more information about this and other features, see the AN-877 Application Note, *Interfacing to High Speed ADCs via SPI*.




Figure 70. Serial Port Interface Timing Diagram

HARDWARE INTERFACE

The pins described in Table 15 comprise the physical interface between the user programming device and the serial port of the AD9641. The SCLK pin and the CSB pin function as inputs when using the SPI interface. The SDIO pin is bidirectional, functioning as an input during write phases and as an output during readback.

The SPI interface is flexible enough to be controlled by either FPGAs or microcontrollers. One method for SPI configuration is described in detail in the AN-812 Application Note, *Microcontroller-Based Serial Port Interface (SPI) Boot Circuit*.

The SPI port should not be active during periods when the full dynamic performance of the converter is required. Because the SCLK signal, the CSB signal, and the SDIO signal are typically asynchronous to the ADC clock, noise from these signals can degrade converter performance. If the on-board SPI bus is used for other devices, it may be necessary to provide buffers between this bus and the AD9641 to prevent these signals from transitioning at the converter inputs during critical sampling periods.

SPI ACCESSIBLE FEATURES

Table 16 provides a brief description of the general features that are accessible via the SPI. These features are described in detail in the AN-877 Application Note, *Interfacing to High Speed ADCs via SPI*. The AD9641 part-specific features are described in detail in the Reading the Memory Map Register Table section.

Table 16. Features Accessible Using the SPI

Feature Name	Description
Mode	Allows the user to set either power-down mode or standby mode
Clock	Allows the user to access the DCS, set the clock divider, set the clock divider phase, and enable the sync
Offset	Allows the user to digitally adjust the converter offset
Test I/O	Allows the user to set test modes to have known data on output bits
Full Scale	Allows the user to set the input full-scale voltage
JESD204A	Allows user to configure the JESD204A output

MEMORY MAP

READING THE MEMORY MAP REGISTER TABLE

Each row in the memory map register table has eight bit locations. The memory map is roughly divided into four sections: the chip configuration registers (Address 0x00 to Address 0x02); the transfer register (Address 0xFF); the ADC functions registers, including setup, control, and test (Address 0x08 to Address 0x3A); and the JESD204A configuration registers (Address 0x60 to Address 0x78).

The memory map register table (see Table 17) lists the default hexadecimal value for each hexadecimal address shown. The column with the heading Bit 7 (MSB) is the start of the default hexadecimal value given. For example, Address 0x18, the input span select register, has a hexadecimal default value of 0x00. This means that Bit 0 through Bit 4 = 0, and the remaining bits are 0s. This setting is the default reference selection setting. The default value uses a 1.75 V p-p reference. For more information on this function and others, see the [AN-877](#) Application Note, *Interfacing to High Speed ADCs via SPI*. This application note details the functions controlled by Register 0x00 to Register 0xFF.

Open Locations

All address and bit locations that are not included in Table 17 are not currently supported for this device. Unused bits of a valid address location should be written with 0s. Writing to these locations is required only when part of an address location is open (for example, Address 0x18). If the entire address location is open (for example, Address 0x13), this address location should not be written.

MEMORY MAP REGISTER TABLE

All address and bit locations that are not included in Table 17 are not currently supported for this device.

Table 17. Memory Map Registers

Addr (Hex)	Register Name	Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)	Default Value (Hex)	Default Notes/Comments
Chip Configuration Registers											
0x00	SPI port configuration	0	LSB first	Soft reset	1	1	Soft reset	LSB first	0	0x18	Nibbles are mirrored so LSB- or MSB-first mode registers correctly, regardless of shift mode
0x01	Chip ID	8-bit chip ID[7:0] (AD9641 = 0x80) (default)								0x80	Read only
0x02	Chip grade	Open	Open	Speed grade ID 00 = 80 MSPS 10 = 155 MSPS	Open	Open	Open	Open	Open		Speed grade ID used to differentiate devices; read only
Transfer Register											
0xFF	Transfer	Open	Open	Open	Open	Open	Open	Open	Transfer	0x00	Synchronous transfer of data from the master shift register to the slave

Default Values

After the AD9641 is reset, critical registers are loaded with default values. The default values for the registers are given in the memory map register table, Table 17.

Logic Levels

An explanation of logic level terminology follows:

- “Bit is set” is synonymous with “bit is set to Logic 1” or “writing Logic 1 for the bit.”
- “Clear a bit” is synonymous with “bit is set to Logic 0” or “writing Logic 0 for the bit.”

Transfer Register Map

Address 0x08 through Address 0x78 are shadowed. Writes to the addresses do not affect part operation until a transfer command is issued by writing 0x01 to Address 0xFF, setting the transfer bit. This allows these registers to be updated internally and simultaneously when the transfer bit is set. The internal update takes place when the transfer bit is set, and the bit aut clears.

Addr (Hex)	Register Name	Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)	Default Value (Hex)	Default Notes/Comments
ADC Functions											
0x08	Power modes	Open	Open	External power-down pin function 0 = PDWN 1 = STNDBY	Open	Open	Open	Open	Internal power-down mode 00 = normal operation 01 = full power-down 10 = standby 11 = reserved	0x00	Determines various generic modes of chip operation.
0x09	Global clock	Open	Open	Open	Open	Open	Open	Open	Duty cycle stabilizer (default)	0x01	
0x0A	PLL status	PLL locked	Open	Open	Open	Open	Open	Open	Open	0x00	Read only.
0x0B	Clock divide	Open	Open	Input clock divider phase adjust 000 = no delay 001 = 1 input clock cycle 010 = 2 input clock cycles 011 = 3 input clock cycles 100 = 4 input clock cycles 101 = 5 input clock cycles 110 = 6 input clock cycles 111 = 7 input clock cycles			Clock divide ratio 000 = divide-by-1 001 = divide-by-2 010 = divide-by-3 011 = divide-by-4 100 = divide-by-5 101 = divide-by-6 110 = divide-by-7 111 = divide-by-8			0x00	Clock divide values other than 000 cause the duty cycle stabilizer to become active.
0x0D	Test mode	User test mode control 0 = continuous/repeat pattern 1 = single pattern	Open	Reset PN long gen	Reset PN short gen	Output test mode 0000 = off (default) 0001 = midscale short 0010 = positive FS 0011 = negative FS 0100 = alternating checkerboard 0101 = PN long sequence 0110 = PN short sequence 0111 = one-/zero- word toggle 1000 = user test mode 1001 to 1110 = unused 1111 = ramp output				0x00	When this register is set, the test data is placed on the output pins in place of normal data.
0x0E	BIST enable	Open	Open	Open	Open	Open	Reset BIST sequence	Open	BIST enable	0x00	
0x10	Offset adjust	Open	Open	Offset adjust in LSBs from +31 to -32 (twos complement format)						0x00	
0x14	Output mode	Open	Open	Open	Output disable	Open	Output invert	Output format 00 = offset binary 01 = twos complement (default) 01 = Gray code 11 = offset binary		0x01	Configures the outputs and the format of the data.
0x15	Output adjust	Open	Open	Open	Open	Open	Open	Output drive level adjust 11 = 320 mV 00 = 400 mV 10 = 440 mV 01 = 500 mV		0x00	
0x18	Input span select	Open	Open	Open	Full scale input voltage selection 01111 = 2.087 V p-p ... 00001 = 1.772 V p-p 00000 = 1.75 V p-p (default) 11111 = 1.727 V p-p ... 10000 = 1.383 V p-p					0x00	Full-scale input adjustment in 0.022 V steps.
0x19	User Test Pattern 1 LSB	User Test Pattern 1, Bits[7:0]								0x00	
0x1A	User Test Pattern 1 MSB	User Test Pattern 1, Bits[15:8]								0x00	
0x1B	User Test Pattern 2 LSB	User Test Pattern 2, Bits[7:0]								0x00	
0x1C	User Test Pattern 2 MSB	User Test Pattern 2, Bits[15:8]								0x00	
0x1D	User Test Pattern 3 LSB	User Test Pattern 3, Bits[7:0]								0x00	

Addr (Hex)	Register Name	Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)	Default Value (Hex)	Default Notes/Comments
0x1E	User Test Pattern 3 MSB	User Test Pattern 3, Bits[15:8]								0x00	
0x1F	User Test Pattern 4 LSB	User Test Pattern 4, Bits[7:0]								0x00	
0x20	User Test Pattern 4 MSB	User Test Pattern 4, Bits[15:8]								0x00	
0x21	PLL control	Open	Open	Open	Open	PLL low encode rate enable	Open	Open	Open	0x00	Bit 3 must be enabled if the ADC clock rate is <60 MHz.
0x24	BIST signature LSB	BIST signature, Bits[7:0]								0x00	Read only.
0x25	BIST signature MSB	BIST signature, Bits[15:8]								0x00	Read only.
0x3A	Sync control	Open	Open	Open	Open	Open	Clock divider next sync only	Clock divider sync enable	Master sync buffer enable	0x00	
JESD204A Configuration Registers											
0x60	JESD204A Link Control Register 1	Open	Serial tail bit enable	Serial test sample enable	Serial lane synchronization enable	Serial lane alignment sequence mode 00 = disabled 01 = enabled 10 = reserved 11 = always on test mode		Frame alignment character insertion disable	Serial transmit link power-down	0x00	
0x61	JESD204A Link Control Register 2	Local DSYNC mode 00 = individual mode 01 = global mode 10 = DSYNC active mode 11 = DSYNC pin disabled		DSYNC pin input inverted	CMOS DSYNC input 0 = LVDS 1 = CMOS	Open	Bypass 8b/10b encoding	Invert transmit bits	Mirror serial output bits	0x00	
0x62	JESD204A Link Control Register 3	Disable CHKSUM	Open	Link test generation input selection 00 = 16-bit data injected at sample input to the link 01 = 10-bit data injected at output of 8b/10b encoder 10 = reserved 11 = reserved		Open	Link test generation mode 000 = normal operation 001 = alternating checkerboard 010 = 1/0 word toggle 011 = PN sequence, long 100 = PN sequence, short 101 = user test pattern data continuous 110 = user test pattern data single 111 = ramp output			0x00	
0x63	JESD204A Link Control Register 4	Initial lane assignment sequence repeat count								0x00	
0x64	JESD204A device identification number (DID)	JESD204A serial device identification (DID) number								0x00	
0x65	JESD204A bank identification number (BID)	Open	Open	Open	Open	JESD204A serial bank identification (BID) number			0x00		
0x66	JESD204A lane identification number (LID)	Open	Open	Open	JESD204A serial lane identification (LID) number					0x00	
0x6E	JESD204A scrambler (SCR) and lane (L) configuration	Enable serial scrambler mode (SCR)	Open	Open	Open	Open	Open	Open	Serial lane control 0 = one lane per link (L = 1) 1 = reserved	0x80	

Addr (Hex)	Register Name	Bit 7 (MSB)	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0 (LSB)	Default Value (Hex)	Default Notes/Comments
0x6F	JESD204A number of octets per frame (F)	JESD204A number of octets per frame (F) (bits are calculated based on the equation $F = (M \times 2)/L$)								0x01	Read only.
0x70	JESD204A number of frames per multiframe (K)	Open	Open	Open	JESD204A number of frames per multiframe (K)					0x0F	
0x71	JESD204A number of converters per link per converter device (link) (M)	Open	Open	Open	Open	Open	Open	Open	Number of converters per link per device 0 = link connected to one ADC (M = 1) 1 = reserved	0x00	Read only.
0x72	JESD 204A converter resolution (N) and control bits per sample (CS)	Number of control bits per sample (CS) 00 = no control bits (CS = 0) 01 = one control bit (CS = 1) 10 = two control bits (CS = 2) 11 = unused		Open	Converter resolution (N) (read only)					0x4D	
0x73	JESD204A total bits per sample (N')	Open	Open	Open	Total number of bits per sample (N') (read only)					0x0F	Read only.
0x74	JESD204A samples per converter (S) per frame cycle	Open	Open	Open	Samples per converter per frame cycle (S) (read only) (always 1 for the AD9641)					0x00	Read only.
0x75	JESD204A HD and CF configuration	Enable HD (high density) format	Open	Open	Number of control words per frame clock cycle per link (CF) (always 0 for the AD9641 (read only))					0x00	
0x76	JESD204A Serial Reserved Field 1 (RES1)	Serial Reserved Field 1 (RES1) (these registers are available for customer use)								0x00	
0x77	JESD204A Serial Reserved Field 2 (RES2)	Serial Reserved Field 2 (RES2) (these registers are available for customer use)								0x00	
0x78	JESD204A checksum value for lane (FCHK)	Serial checksum value for lane (FCHK)								0x00	Read only

MEMORY MAP REGISTER DESCRIPTIONS

For additional information about functions controlled in Register 0x00 to Register 0x25, see the [AN-877](#) Application Note, *Interfacing to High Speed ADCs via SPI*.

Sync Control (Address 0x3A)

Bits[7:3]—Open

Bit 2—Clock Divider Next Sync Only

If the master sync buffer enable bit (Address 0x3A, Bit 0) and the clock divider sync enable bit (Address 0x3A, Bit 1) are high, Bit 2 allows the clock divider to sync to the first sync pulse it

receives and to ignore the rest. The clock divider sync enable bit (Address 0x3A, Bit 1) resets after it syncs.

Bit 1—Clock Divider Sync Enable

Bit 1 gates the sync pulse to the clock divider. The sync signal is enabled when Bit 1 and Bit 0 are high. This is in continuous sync mode.

Bit 0—Master Sync Buffer Enable

Bit 0 must be high to enable any of the sync functions. If the sync capability is not used, this bit should remain low to conserve power.

JESD204A Link Control Register 1 (Address 0x60)**Bit 7—Open****Bit 6—Serial Tail Bit Enable**

If this bit is set, unused tail bits are padded with a pseudo random number sequence from a 31-bit LFSR (see JESD204A 5.1.4).

Bit 5—Serial Test Sample Enable

If set, JESD204A test samples are enabled, and the transport layer test sample sequence (as specified in JESD204A section 5.1.6.2) sent on all link lanes.

Bit 4—Serial Lane Synchronization Enable

If this bit is set, lane synchronization is enabled. Both sides perform lane sync; frame alignment character insertion uses either /K28.3/ or /K28.7/ control characters (see JESD204A 5.3.3.4).

Bits[3:2]—Serial Lane Alignment Sequence Mode

00: initial lane alignment sequence disabled.

01: initial lane alignment sequence enabled.

10: reserved.

11: initial lane alignment sequence always on test mode; JESD204A data link layer test mode where repeated lane alignment sequence is sent on all lanes.

Bit 1—Frame Alignment Character Insertion Disable

If Bit 1 is set, the frame alignment character insertion is disabled per JESD204A section 5.3.3.4.

Bit 0—Serial Transmit Link Power-Down

If Bit 0 is set high, the serial transmit link is held in reset with its clock gated off. The JESD204A transmitter should be powered down when changing any of the link configuration bits.

JESD204A Link Control Register 2 (Address 0x61)**Bits[7:6]—Local DSYNC Mode**

00: individual/separate mode. Each link is controlled by a separate DSYNC pin that independently controls code group synchronization.

01: global mode. Any DSYNC signal causes the link to begin code group synchronization.

10: DSYNC active mode. The DSYNC signal is active; force code group synchronization.

11: DSYNC pin disabled.

Bit 5—DSYNC Pin Input Inverted

If this bit is set, the DSYNC pin of the link is inverted (active high).

Bit 4—CMOS DSYNC Input

0: LVDS differential pair DSYNC input (default).

1: CMOS single-ended DSYNC input.

Bit 3—Open**Bit 2—Bypass 8b/10b Encoding**

If this bit is set, the 8b/10b encoding is bypassed and the most significant bits are set to 0.

Bit 1—Invert Transmit Bits

Setting this bit inverts the 10 serial output bits. This effectively inverts the output signals.

Bit 0—Mirror Serial Output Bits

Setting this bit reverses the order of the 10b outputs.

JESD204A Link Control Register 3 (Address 0x62)**Bit 7—Disable CHKSUM**

Setting this bit high disables the CHKSUM configuration parameter. (For testing purposes only.)

Bit 6—Open**Bits[5:4]—Link Test Generation Input Selection**

00: 16-bit test generation data injected at sample input to the link.

01: 10-bit test generation data injected at output of 8b/10b encoder (at input to PHY).

10: reserved.

11: reserved.

Bit 3—Open**Bits[2:0]—Link Test Generation Mode**

000: normal operation (test mode disabled).

001: alternating checkerboard.

010: 1/0 word toggle.

011: PN sequence, long.

100: PN sequence, short.

101: continuous/repeat user test mode. The most significant bits from the user pattern (1, 2, 3, 4) are placed on the output for one clock cycle and then repeated. (Output User Pattern 1, 2, 3, 4, 1, 2, 3, 4, 1, 2, 3, 4....)

110: single user test mode. The most significant bits from the user pattern (1, 2, 3, 4) are placed on the output for one clock cycle, and then all zeros are output. (Output User Pattern 1, 2, 3, 4; then output all zeros.)

111: ramp output.

JESD204A Link Control Register 4 (Address 0x63)**Bits[7:0]—Initial Lane Alignment Sequence Repeat Count**

Bits[7:0] specify the number of times the initial lane alignment sequence (ILAS) is repeated. If 0 is programmed, the ILAS does not repeat. If 1 is programmed, the ILAS repeats one time, and so on. See Register 0x60, Bits[3:2] to enable the ILAS and for a test mode to continuously enable the initial lane alignment sequence.

JESD204A Device Identification (DID) Number (Address 0x64)**Bits[7:0]—Serial Device Identification (DID) Number**

JESD204A Bank Identification (BID) Number (Address 0x65)

Bits[7:4]—Open

Bits[3:0]—Serial Bank Identification (BID) Number

JESD204A Lane Identification (LID) Number (Address 0x66)

Bits[7:5]—Open

Bits[4:0]—Serial Lane Identification (LID) Number for Lane

JESD204A Scrambler (SCR) and Lane (L) Configuration (Address 0x6E)

Bit 7—Enable Serial Scrambler Mode (SCR)

Setting this bit high enables the scrambler (SCR = 1).

Bits[6:1]—Open.

Bit 0—Serial Lane Control.

0: one lane per link (L = 1).

1: 11111 = reserved.

JESD204A Number of Octets per Frame (Address 0x6F, Read Only)

Bits[7:0]—Number of Octets per Frame (F)

The readback from this register is calculated from the following equation: $F = (M \times 2)/L$.Valid values for F for the [AD9641](#) are

F = 2, with M = 1 and L = 1

JESD204A Number of Frames per Multiframe (K) (Address 0x70)

Bits[7:5]—Open

Bits[4:0]—Number of Frames per Multiframe (K)

JESD204A Number of Converters per Converter Device (Link) (M) (Address 0x71)

Bits[7:1]—Open

Bit 0—Number of Converters per Converter Device (Link) (M)

0: link connected to one ADC. Only primary input used (M = 1).

1: reserved.

JESD204A Converter Resolution (N) and Control Bits per Sample (CS) (Address 0x72)

Bits[7:6]—Number of Control Bits per Sample (CS)

00: no control bits sent per sample (CS = 0).

01: one control bit sent per sample—overrange bit enabled (CS = 1).

10: two control bits sent per sample—overflow/underflow bits enabled (CS = 2).

11: unused.

Bit 5—Open

Bits [4:0]—Converter Resolution (N).

Read only bits showing the converter resolution (reads back 13 (0xD) for 14-bit resolution).

JESD204A Total Number of Bits per Sample (N') (Address 0x73)

Bits[7:5]—Reserved

Bits[4:0]—Total Number of Bits per Sample (N')

Read only bits showing the total number of bits per sample, minus 1 (reads back 15 (0xF) for 16 bits per sample).

JESD204A Samples per Converter per Frame Cycle (S) (Address 0x74)

Bits[7:5]—Open

Bits[4:0]—Samples per Converter per Frame Cycle (S)

Read only bits showing the number of samples per converter frame cycle, minus 1 (reads back 0 (0x0) for one sample per converter frame).

JESD204A HD and CF Configuration (Address 0x75)

Bit 7—High Density Format Enabled (Read Only)

Read only bit. Always 0 in the [AD9641](#).

Bits[6:5]—Open

Bits[4:0]—Number of Control Words per Frame Clock Cycle per Converter Device (Link) (CF)

Read only bits. Reads back 0x0 for the [AD9641](#).**JESD204A Serial Reserved Field 1 (Address 0x76)**

Bits[7:0]—Serial Reserved Field 1 (RES1)

This read/write register is available for customer use.

JESD204A Serial Reserved Field 2 (Address 0x77)

Bits[7:0]—Serial Reserved Field 2 (RES2)

This read/write register is available for customer use.

JESD204A Serial Checksum Value for Lane (Address 0x78)

Bits[7:0]—Checksum Value for Lane

This read only register is automatically calculated for the lane. Sum (all link configuration parameters for the lane) MOD 256.

APPLICATIONS INFORMATION

DESIGN GUIDELINES

Before starting design and layout of the [AD9641](#) as a system, it is recommended that the designer become familiar with these guidelines, which discuss the special circuit connections and layout requirements that are needed for certain pins.

Power and Ground Recommendations

When connecting power to the [AD9641](#), it is recommended that two separate 1.8 V supplies be used. Use one supply for analog (AVDD), and use a separate supply for the digital outputs (DRVDD). For both AVDD and DRVDD, several different decoupling capacitors should be used to cover both high and low frequencies. Place these capacitors close to the point of entry at the PCB level and close to the pins of the part, with minimal trace length.

A single PCB ground plane should be sufficient when using the [AD9641](#). With proper decoupling and smart partitioning of the PCB analog, digital, and clock sections, optimum performance is easily achieved.

Exposed Paddle Thermal Heat Slug Recommendations

It is mandatory that the exposed paddle on the underside of the ADC be connected to analog ground (AGND) to achieve the best electrical and thermal performance. A continuous, exposed (no solder mask) copper plane on the PCB should mate to the [AD9641](#) exposed paddle, Pin 0.

The copper plane should have several vias to achieve the lowest possible resistive thermal path for heat dissipation to flow through the bottom of the PCB. These vias should be filled or plugged to prevent solder wicking through the vias, which can compromise the connection.

To maximize the coverage and adhesion between the ADC and the PCB, a silkscreen should be overlaid to partition the continuous plane on the PCB into several uniform sections. This provides several tie points between the ADC and the PCB during the reflow process. Using one continuous plane with no partitions guarantees only one tie point between the ADC and the PCB. For detailed information about packaging and PCB layout of chip scale packages, see the [AN-772](#) Application Note, *A Design and Manufacturing Guide for the Lead Frame Chip Scale Package (LFCSP)*, at www.analog.com.


VCM

The VCM pin should be decoupled to ground with a 0.1 μF capacitor, as shown in Figure 50.

SPI Port

The SPI port should not be active during periods when the full dynamic performance of the converter is required. Because the SCLK, CSB, and SDIO signals are typically asynchronous to the ADC clock, noise from these signals can degrade converter performance. If the on-board SPI bus is used for other devices, it may be necessary to provide buffers between this bus and the [AD9641](#) to keep these signals from transitioning at the converter inputs during critical sampling periods.

OUTLINE DIMENSIONS



*COMPLIANT TO JEDEC STANDARDS MO-220-WHHD-5
WITH EXCEPTION TO EXPOSED PAD DIMENSION.

Figure 71. 32-Lead Lead Frame Chip Scale Package [LFCSP_WQ]
5 mm × 5 mm Body, Very Very Thin Quad
(CP-32-12)
Dimensions shown in millimeters

09-16-2010-B

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option
AD9641BCPZ-80	−40°C to +85°C	32-Lead Lead Frame Chip Scale Package [LFCSP_WQ]	CP-32-12
AD9641BCPZRL7-80	−40°C to +85°C	32-Lead Lead Frame Chip Scale Package [LFCSP_WQ]	CP-32-12
AD9641BCPZ-155	−40°C to +85°C	32-Lead Lead Frame Chip Scale Package [LFCSP_WQ]	CP-32-12
AD9641BCPZRL7-155	−40°C to +85°C	32-Lead Lead Frame Chip Scale Package [LFCSP_WQ]	CP-32-12
AD9641-80KITZ		Evaluation Board Kit	
AD9641-155KITZ		Evaluation Board Kit	

¹ Z = RoHS Compliant Part.

Looking for pricing, stock, or lifecycle information?

Click below to explore more details on WIN SOURCE:

 [View AD9641BCPZ-80 on WIN SOURCE](#)

 [Analog Devices Inc. Information](#)

Optimize Your Supply Chain with WIN SOURCE Solutions

-  Global Sourcing Solution
-  Obsolete Management
-  Cost Control Management
-  Shortage Management
-  Alternative Solution
-  Excess Inventory Management